参数资料
| 型号： | IP-FIR |
| 厂商： | Altera |
| 文件页数： | 37/76页 |
| 文件大小： | 0K |
| 描述： | IP FIR COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 有限脉冲响应编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页当前第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Chapter 3: Parameter Settings
Specify the Architecture Specification
Table 3–5. Fully Serial Filter Architecture
Parameter
Description
3–13
Data Storage
Coefficient Storage
Specifies the device resources used for data storage. You can select Logic Cells , M512 , M4K ,
M-RAM , MLAB , M9K , M144K , or Auto . If you select Auto , the Quartus II software may store data in
logic cells or memory, depending on the resources in the selected device, the size of the data
storage, and the number of input channels.
Specifies the device resources used for coefficient storage. You can select Logic Cells , M512 ,
M4K , MLAB , M9K , or Auto . If you select Auto , the Quartus II software automatically selects the
most appropriate memory block size for the selected device.
The option list changes depending on which device you select. Selecting embedded memory
reduces logic cell usage and may increase the speed of the filter.
Force Non-Symmetric If you want to create a design that uses both symmetric and non-symmetric coefficients, turn on
Structure
Coefficients Reload
Pipeline Level
Use Single Clock
this option.
Symmetric algorithms require an extra clock cycle per calculation cycle, which leads to lower
throughput.
If you want to change coefficients, turn on this option. This option is available when you choose to
store coefficients in embedded memory.
Selecting this option increases resource usage, turns off several optimization schemes, and adds
additional input ports to the filter.
Creates a higher performance filter with a resource usage increase.
Use this option when creating designs with DSP Builder. This option is only available when
Coefficients Reload is selected and M512 , M4K , MLAB or M9K is specified in Coefficient Storage .
This option ties the coef_in_clk and clk signals together.
(1) The input data bit width should be greater than or equal to four.
Parameters
Number of Serial
Units
Data Storage
Coefficient Storage
Description
Specifies the number of serial units needed to make the filter. You can select 2 , 3 , or 4 . The
calculation cycles of each result are reduced to one nth of the corresponding serial filter, where n is
the number of serial units. Correspondingly, there is an increase in resource utilization.
Specifies the device resources used for data storage. You can select Logic Cells , M512 , M4K , M-
RAM , MLAB , M9K , M144K , or Auto. If you select Auto , the Quartus II software selects the type of
embedded memory blocks, depending on the resources in the selected device, the size of the data
storage, the number of clock cycles to compute a result, and the number of input channels.
The option list changes depending on which device you select and whether you select multirate
(interpolation or decimation). Choosing embedded memory reduces logic cell usage and may
increase the speed of the filter.
Specifies the device resources used for coefficient storage. You can select Logic Cells , M512 , M4K ,
MLAB , M9K , or Auto . If you select Auto , the Quartus II software automatically selects the most
appropriate memory block size for the selected device.
The option list changes depending on which device you select. Selecting embedded memory
reduces logic cell usage and may increase the speed of the filter.
Force Non-Symmetric If you want to create a design that uses both symmetric and non-symmetric coefficients, turn on
Structure
this option.
Symmetric algorithms require an extra clock cycle per calculation cycle, which leads to lower
throughput.
? May 2011
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
| IPG1-0-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-41-203-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-51-103-A-00-V | 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC |
发布紧急采购，3分钟左右您将得到回复。