参数资料
| 型号： | IP-FIR |
| 厂商： | Altera |
| 文件页数： | 60/76页 |
| 文件大小： | 0K |
| 描述： | IP FIR COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 有限脉冲响应编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页当前第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
4–18
Chapter 4: Functional Description
Timing Diagrams
Reset and Global Clock Enable Operations
Figure 4–14. Reset and Clock Enable Protocol
When the reset ( reset_n ) is applied to the filter, the ast_sink_ready and
ast_source_valid signals go low. At the next rising edge of the clock ( clk ) after
the reset is released, ast_sink_ready goes high indicating that the design is ready
to accept new data. This behavior is independent of the filter type and architecture
because there is a small FIFO in the Avalon-ST controller.
The global clock enable signal (where it exists) can also control when the FIR
MegaCore function is stalled. The Avalon-ST controller operates independent of the
global clock enable. The FIR is stalled as soon as the global clock enable goes low.
However, because of the internal buffering in the Avalon-ST controller, the
ast_sink_ready signal can go low in the following cycles. For the same reason,
when the global enable is high, ast_sink_ready may go high at a later cycle.
The ast_source_valid signal is produced by the Avalon-ST controller is therefore
independent of the global clock enable. When the available valid data is transferred,
and no more output data is available, it goes low until there is valid data to transfer.
Single Rate Filter Timing Diagram
implemented either in MCV architecture with a Clocks to Compute value of 1, or in
Parallel architecture.
Figure 4–15. Single Channel, Single Rate (Parallel or MCV Single Cycle)
? May 2011 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
| IPG1-0-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-41-203-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-51-103-A-00-V | 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC |
发布紧急采购，3分钟左右您将得到回复。