参数资料
| 型号： | IP-FIR |
| 厂商： | Altera |
| 文件页数： | 41/76页 |
| 文件大小： | 0K |
| 描述： | IP FIR COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 有限脉冲响应编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Chapter 3: Parameter Settings
Filter Design Tips
■
■
■
■
3–17
When importing floating-point coefficients, you should apply a scaling factor to
generate fixed-point integer numbers. Because coefficients are rounded to the
nearest integer, the scaling (or gain) factor can be set to zero—i.e., if it is too small.
If you do not scale the coefficients appropriately, you may have a filter with many
zeros.
The highest throughput filters are parallel filters with extended pipelining that
generate an output for every clock cycle.
Altera recommends that you use memory blocks to reduce the area.
The FIR filter typically runs at a higher f max if the following constraints are set:
set_global_assignment -name "PHYSICAL_SYNTHESIS_COMBO_LOGIC" "ON"
set_global_assignment -name "PHYSICAL_SYNTHESIS_REGISTER_RETIMING" "ON"
■
■
■
Standard Fit (highest effort) is recommended for the fitter settings in the Quartus II
software to achieve optimum synthesis results.
To enable the decimation half-band optimized architecture, data storage and
coefficient storage should be set to either Auto or one of the available block
memories. Then select the filter tap value to be an odd number. The coefficient set
should be symmetric and every other coefficient value should be 0.
To enable the symmetric-interpolation optimized architecture, data storage and
coefficient storage should be set to either Auto or one of the available block
memories. The number of taps should be an odd value. Currently only even
symmetry is supported.
? May 2011
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
| IPG1-0-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-41-203-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-51-103-A-00-V | 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC |
发布紧急采购，3分钟左右您将得到回复。