参数资料
| 型号： | IP-FIR |
| 厂商： | Altera |
| 文件页数： | 61/76页 |
| 文件大小： | 0K |
| 描述： | IP FIR COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 有限脉冲响应编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Chapter 4: Functional Description
4–19
Timing Diagrams
This filter accepts an input every clock cycle and produces an output every clock
cycle. Because ast_source_ready and ast_sink_valid are kept at high, the
filter can internally run fully streaming. An input is transferred when
ast_sink_ready and ast_sink_valid are both high during the rising edge of the
clock.
Figure 4–16. Three Channel, Single Rate (Parallel or MCV Single Cycle)
The FIR filter now has start of packet ( sop ) and end of packet ( eop ) signals for both
the sink (input) and source (output) modules. The first input data to the FIR filter is
accompanied by the high value of the ast_sink_sop port, which means it belongs
to the first channel.
The third input data is marked as an end of packet by the high value of the
ast_sink_eop port. This sequence repeats itself continuously at each cycle.
When the filter output is ready, ast_source_valid goes high, and for the first data
output ast_source_sop goes high to mark the start of the packet. The
ast_source_channel output shows to which channel that particular output
belongs. The last channel data is marked with the high value of the
ast_source_eop port.
rate filter timing diagram. In these diagrams, the FIR filter requires input data every
three clock cycles and produces one output data every three clock cycles. In general,
MCV multicycle filters (when the Clocks to Compute value is greater than one),
Multibit Serial filters, and Serial filters require a new input data every N clock cycles
where N represents the following:
■
■
■
For an MCV multicycle filter, N is the clocks to compute value
For a Multibit Serial filter, N = (input data bit width)/(number of serial units)
For a Serial filter, N = (input data bit width +1)
? May 2011
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
| IPG1-0-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-41-203-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-51-103-A-00-V | 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC |
发布紧急采购，3分钟左右您将得到回复。