参数资料
| 型号： | IP-FIR |
| 厂商： | Altera |
| 文件页数： | 51/76页 |
| 文件大小： | 0K |
| 描述： | IP FIR COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 有限脉冲响应编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Chapter 4: Functional Description
4–9
FIR Compiler
Mathematically, when a signal is interpolated, zeros are inserted between data points
and the data is then filtered to remove spectral components that were not present in
the original signal ( Figure 4–7 ).
Figure 4–7. Signal Interpolation
Input
N
LPF
Output
Input
Data
After
Zero
Stuffing
After
Low-Pass
Filtering
To decimate a signal, a low-pass filter is applied, which removes spectral components
that will not be present at the low sample rate. After filtering, appropriate sample
values are taken ( Figure 4–8 ).
Figure 4–8. Signal Decimation
Input
LPF
M
Output
Input
Data
Filtered
Data
Decimated
Data
The FIR Compiler generates interpolation and decimation filters by combining high-
and low-level optimization techniques.
Using the high-level optimization technique, the FIR Compiler processes the data
from a polyphase decomposed filter. The polyphase decomposition breaks a single
filter into several smaller filters, which results in the following:
■
■
When using an interpolation filter, zero-stuffed data does not need to be
computed; potentially saving resources ( Figure 4–9 on page 4–10 ).
When using a decimation filter, output data—which is discarded during
downsampling—is never computed, again potentially saving resources
Using the low-level optimization technique, the polyphase decomposed filter is
implemented using a multichannel, multiple coefficient set structure with an
appropriate wrapper.
? May 2011
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
| IPG1-0-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-41-203-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-51-103-A-00-V | 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC |
发布紧急采购，3分钟左右您将得到回复。