参数资料
型号: IP-FIR
厂商: Altera
文件页数: 69/76页
文件大小: 0K
描述: IP FIR COMPILER
标准包装: 1
系列: *
类型: MegaCore
功能: 有限脉冲响应编译器
许可证: 初始许可证
A. FIR Compiler Supported Device
Structures
Supported Device Structures
Table A–1 lists the device structures supported by the FIR Compiler.
The data storage depends on the specified user settings. Cyclone ? devices do not
support M512 or MRAM memory. MLAB, M9K and M144K are supported by
Stratix ? III and Stratix IV devices only.
Table A–1. Device Structures Supported by FIR Compiler (Part 1 of 2)
Multiple
Sub
Input Bit
Flow
Data
Coefficient
Coefficient
Symmetric
Structure
Serial
Structure
Fixed
Width
4 to 32
Control
Avalon-ST
Storage
Logic cell, M512,
Storage
Logic cell,
Yes
Sets
Coefficient
Yes
Coefficient
interface and
optional global
clock enable
M4K, M-RAM
MLAB, M9K,
M144K, Auto
M512, M4K,
MLAB, M9K,
Auto
Reloadable
4 to 32
Avalon-ST
Logic cell, M512,
M512, M4K,
Yes
Yes
Coefficient
interface and
optional global
clock enable
M4K, M-RAM
MLAB, M9K,
M144K, Auto
M512, M4K,
MLAB, M9K,
Auto
Interpolation
4 to 32
Avalon-ST
Logic cell, M512,
Logic cell,
Yes
N/A
(Reloadable
Coefficient must
be in memory)
interface and
optional global
clock enable
M4K, M-RAM
MLAB, M9K,
M144K, Auto
M512, M4K,
MLAB, M9K,
Auto
Decimation
4 to 32
Avalon-ST
Logic cell, M512,
Logic cell,
Yes
N/A
(Reloadable
Coefficient must
be in memory)
interface and
optional global
clock enable
M4K, M-RAM
MLAB, M9K,
M144K, Auto
M512, M4K,
MLAB, M9K,
Auto
Multibit
Serial
Fixed
Coefficient
≥ 4
(number
Avalon-ST
interface and
Logic cell, M512,
M4K, M-RAM
Logic cell,
M512, M4K,
Yes
Yes
of serial
units)
optional global
clock enable
MLAB, M9K,
M144K, Auto
MLAB, M9K,
Auto
Reloadable
Coefficient
≥ 4
(number
Avalon-ST
interface and
Logic cell, M512,
M4K, M-RAM
M512, M4K,
M512, M4K,
Yes
Yes
of serial
units)
optional global
clock enable
MLAB, M9K,
M144K, Auto
MLAB, M9K,
Auto
Interpolation
(Reloadable
Coefficient must
be in memory)
Decimation
(Reloadable
Coefficient must
be in memory)
≥ 4
(number
of serial
units)
≥ 4
(number
of serial
units)
Avalon-ST
interface and
optional global
clock enable
Avalon-ST
interface and
optional global
clock enable
Logic cell, M512,
M4K, M-RAM
MLAB, M9K,
M144K, Auto
Logic cell, M512,
M4K, M-RAM
MLAB, M9K,
M144K, Auto
Logic cell,
M512, M4K,
MLAB, M9K,
Auto
Logic cell,
M512, M4K,
MLAB, M9K,
Auto
Yes
Yes
N/A
N/A
? May 2011
Altera Corporation
相关PDF资料
PDF描述
IP-NCO IP NCO COMPILER
IP-NIOS IP NIOS II MEGACORE
IP-PCI/MT64 IP PCI 64BIT MASTER/TARGET
IP-PCIE/8 IP PCI EXPRESS, X8
IP-POSPHY4 IP POS-PHY L4
相关代理商/技术参数
参数描述
IP-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPFLBPT2 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED
IPG1-0-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-41-203-90 制造商:Sensata Technologies 功能描述:1 Pole
IPG1-1-51-103-A-00-V 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC