参数资料
| 型号： | IP-FIR |
| 厂商： | Altera |
| 文件页数： | 63/76页 |
| 文件大小： | 0K |
| 描述： | IP FIR COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 有限脉冲响应编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
Chapter 4: Functional Description
4–21
Timing Diagrams
Figure 4–20. Single Channel, Interpolation-by-2 (Parallel, MCV Single Cycle), ast_sink_ready Control
These timing diagrams also apply to an MCV single cycle filter. An interpolation-by-2
filter produces two output data for each input data it receives. As seen from the
figures, a new output is produced every cycle. This means that new input data is
required every other cycle.
This behavior can be observed easily when the flow of data is controlled by the
with a Parallel or MCV single cycle architecture illustrating the additional start of
packet and end of packet signals.
Figure 4–21. Three Channel, Interpolation-by-2 (Parallel, MCV Single Cycle)
The timing diagrams for Serial, Multibit serial, and MCV multicycle filters would be
similar to Figure 4–17 and Figure 4–18 . For an MCV filter with a Clocks to Compute
value of N , and interpolation factor M , new input data is required every N × M clock
cycles and a new output would be produced every M clock cycles.
Decimation Filter Timing Diagrams
In a decimation-by-M filter, for every M input data, one output will be produced.
by-2 filter, new input data is taken each clock cycle and new output data is produced
every other clock cycle.
? May 2011
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
| IPG1-0-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-41-203-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-51-103-A-00-V | 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC |
发布紧急采购，3分钟左右您将得到回复。