参数资料
| 型号： | IP-FIR |
| 厂商： | Altera |
| 文件页数： | 70/76页 |
| 文件大小： | 0K |
| 描述： | IP FIR COMPILER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 有限脉冲响应编译器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页当前第70页第71页第72页第73页第74页第75页第76页
A–2
Appendix A: FIR Compiler Supported Device Structures
Supported Device Structures
Table A–1. Device Structures Supported by FIR Compiler (Part 2 of 2)
Multiple
Sub
Input Bit
Flow
Data
Coefficient
Coefficient
Symmetric
Structure
Parallel
Structure
Fixed
Width
2 to 32 for
Control
Avalon-ST
Storage
Logic cell, Auto
Storage
Logic cell,
Yes
Sets
Coefficient
Yes
Coefficient
signed, 1
to 32 for
unsigned
interface and
optional global
clock enable
M512, M4K,
MLAB, M9K,
Auto
Reloadable
2 to 32 for
Avalon-ST
Logic cell, Auto
M512, M4K,
Yes
Yes
Coefficient
signed, 1
to 32 for
unsigned
interface and
optional global
clock enable
M512, M4K,
MLAB, M9K,
Auto
Interpolation
4 to 32
Avalon-ST
Logic cell, Auto
Logic cell,
Yes
N/A
(Reloadable
Coefficient must
be in memory)
interface and
optional global
clock enable
M512, M4K,
MLAB, M9K,
Auto
Decimation
4 to 32
Avalon-ST
Logic cell, Auto
Logic cell,
Yes
N/A
(Reloadable
Coefficient must
be in memory)
interface and
optional global
clock enable
M512, M4K,
MLAB, M9K,
Auto
Multicycle
Clocks to
2 to 32 for
Avalon-ST
Logic cell, Auto
Logic cell, if
Yes
Yes
Variable
compute = 1
signed, 1
to 32 for
unsigned
interface and
optional global
clock enable
( number of
coefficient
set ) >1,
M512, M4K,
MLAB, M9K,
Auto
Clocks to
2 to 32 for
Avalon-ST
Logic cell, Auto
Logic cell,
Yes
Yes
compute = 2
signed, 1
to 32 for
unsigned
interface and
optional global
clock enable
M512, M4K,
MLAB, M9K,
Auto
Clocks to
compute = 3
2 to 32 for
signed, 1
Avalon-ST
interface and
Logic cell, M512,
M4K, MLAB, M9K,
Logic cell,
M512, M4K,
Yes
Yes
to 32 for
unsigned
optional global
clock enable
M144K, Auto
MLAB, M9K,
Auto
Interpolation:
Clocks per
output = 1
2 to 32 for
signed, 1
to 32 for
Avalon-ST
interface and
optional global
Logic cell, M512,
M4K, MLAB, M9K,
M144K, Auto
Logic cell,
M512, M4K,
MLAB, M9K,
Yes
N/A
unsigned
clock enable
Auto
Decimation:
Clocks per
input = 1
2 to 32 for
signed, 1
to 32 for
Avalon-ST
interface and
optional global
Logic cell, M512,
M4K, MLAB, M9K,
M144K, Auto
Logic cell,
M512, M4K,
MLAB, M9K,
Yes
Yes
unsigned
clock enable
Auto
? May 2011 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| IP-NCO | IP NCO COMPILER |
| IP-NIOS | IP NIOS II MEGACORE |
| IP-PCI/MT64 | IP PCI 64BIT MASTER/TARGET |
| IP-PCIE/8 | IP PCI EXPRESS, X8 |
| IP-POSPHY4 | IP POS-PHY L4 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPFLBPT2 | 制造商:Carlo Gavazzi 功能描述:IL 35MM MUSH P-P PL 22MM RED |
| IPG1-0-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-41-203-90 | 制造商:Sensata Technologies 功能描述:1 Pole |
| IPG1-1-51-103-A-00-V | 制造商:Sensata Technologies 功能描述:Circuit Breaker Magnetic 1Pole 10A 65VDC |
发布紧急采购，3分钟左右您将得到回复。