参数资料
| 型号： | IP-SRAM/QDRII |
| 厂商： | Altera |
| 文件页数： | 40/68页 |
| 文件大小： | 0K |
| 描述： | IP QDRII SRAM CONTROLLER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | QDRII SRAM 控制器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
Block Description
With more than one device, one cq / cqn pair and q bus are connected per
device in the width direction. For a device depth of two, it shares the q
and cq / cqn signals.
All the signals go out of the block with their associated internal cq clock,
so you can use Altera's resynchronization scheme or implement your
own.
Altera recommends the following read capture implementation for data
captures from QDRII SRAM devices when using complementary echo
clocks ( cq and cqn signals).
The Stratix II IOE contains two input registers and a latch. The cq and
cqn echo clock signals clock the positive and negative half-cycle registers
during reads. The latch holds the negative half-cycle data until the next
rising edge on cq . However, the latch in the IOE is not recommended
when the complementary clocks do not have 50% duty cycle or skew,
because the latch, controlled by the cq clock, is still transparent until just
after the register clocked on the cqn signal captures the data.
Instead, the captured read data is recaptured with the cq echo clock in the
FPGA fabric using a zero-cycle path. The cq echo clock is routed into the
FPGA fabric using dedicated clock routing (Altera recommends global
routing) to provide minimum clock skew across all recapture registers. If
you do not have enough global clock network resources, you have the
option of using the regional clock network. Routing the cq over a clock
network adds delay. The Quartus II software fitter places and routes the
recapture registers so that the data delay is sufficient to meet the setup
and hold requirements at the device registers.
1
You should only use regional routing if you run out of the global
clock networks.
Figure 3–5 shows a block diagram of the new read capture
implementation.
3–8 MegaCore Version 9.1
Altera Corporation
QDRII SRAM Controller MegaCore Function User Guide
November 2009
相关PDF资料 |
PDF描述 |
|---|---|
| IP-VITERBI/SS | IP VITERBI LOW-SPEED |
| IP4220CZ6,125 | IC USB DUAL ESD PROTECT 6TSOP |
| IPA-66-1-600-10.0-A-01-T | CIRC BRKR 10A 2POLE SCREW TERM |
| IPR-CSC | IP COLOR SPACE CONVERTER RENEW |
| IPR-ED8B10B | IP 8B10B ENCODER/DECODER RENEW |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPSR-AXIBFM | 功能描述:开发软件 Mentor Graphics AXI Verification RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPSR-BASE | 功能描述:开发软件 IP Base Suite MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPSR-EMBEDDED | 功能描述:开发软件 Embedded IP Suite MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPSR-VIDEO | 功能描述:开发软件 Video & Image Proc MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPSR-WMD | 功能描述:IP WIRELSS MOD/DEMOD SUITE RENEW RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
发布紧急采购，3分钟左右您将得到回复。