参数资料
型号: ISP1561BM,557
厂商: ST-ERICSSON
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
封装: 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128
文件页数: 12/103页
文件大小: 457K
代理商: ISP1561BM,557
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
16 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
8.2.1.4
Status register (address: 06h)
The Status register is a 2-byte read-only register used to record status information on PCI
bus-related events (bit allocation: see Table 8).
5
VGAPS
VGA Palette Snoop: This bit controls how VGA compatible and
graphics devices handle accesses to VGA palette registers. When this
bit is logic 1, palette snooping is enabled (that is, the device does not
respond to palette register writes and snoops data). When the bit is
logic 0, the device must treat palette write accesses like all other
accesses. VGA compatible devices should implement this bit.
4
MWIE
Memory Write and Invalidate Enable: This is an enable bit for using
the Memory Write and Invalidate command. When this bit is logic 1,
masters may generate the command. When it is logic 0, Memory
Writes must be used instead. State after RST# is logic 0. This bit must
be implemented by master devices that can generate the Memory
Write and Invalidate command.
3SC
Special Cycles: Controls the action of a device on special cycle
operations. A value of logic 0 causes the device to ignore all special
cycle operations. A value of logic 1 allows the device to monitor
special cycle operations. State after RST# is logic 0.
2BM
Bus Master: Controls the ability of a device to act as a master on the
PCI bus. A value of logic 0 disables the device from generating PCI
accesses. A value of logic 1 allows the device to behave as a bus
master. State after RST# is logic 0.
1MS
Memory Space: Controls the response of a device to memory space
accesses. A value of logic 0 disables the device response. A value of
logic 1 allows the device to respond to memory space accesses. State
after RST# is logic 0.
0
IOS
IO Space: Controls the response of a device to I/O space accesses. A
value of logic 0 disables the device response. A value of logic 1 allows
the device to respond to I/O space accesses. State after RST# is
logic 0.
Table 7.
Command register: bit description …continued
Bit
Symbol
Description
Table 8.
Status register: bit allocation
Bit
15
14
13
12
11
10
9
8
Symbol
DPE
SSE
RMA
RTA
STA
DEVSELT[1:0]
MDPE
Reset
00000010
Access
RRRRRRRR
Bit
7
6
5
4
3
2
1
0
Symbol
FBBC
reserved
66MC
CL
reserved
Reset
00010000
Access
R
-
R
----
相关PDF资料
PDF描述
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1563BM UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1563BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1564ET,551 PCI BUS CONTROLLER, PBGA100
ISP1582BS,557 UNIVERSAL SERIAL BUS CONTROLLER, PQCC56
相关代理商/技术参数
参数描述
ISP1561BMGA 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1561BMGE 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1561BMUM 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1562 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller
ISP1562BE 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller