参数资料
型号: ISP1561BM,557
厂商: ST-ERICSSON
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
封装: 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128
文件页数: 15/103页
文件大小: 457K
代理商: ISP1561BM,557
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
19 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
8.2.1.7
CacheLine Size register (address: 0Ch)
The CacheLine Size register is a read/write single-byte register that species the system
cacheline size in units of DWORDs. This register must be implemented by master devices
that can generate the Memory Write and Invalidate command. The value in this register is
also used by master devices to determine whether to use the Read, Read Line, or Read
Multiple command to access memory.
Slave devices that want to allow memory bursting using cacheline-wrap addressing mode
must implement this register to know when a burst sequence wraps to the beginning of the
cacheline.
This eld must be initialized to logic 0 on activation of RST#. Table 13 shows the bit
description of the CacheLine Size register.
8.2.1.8
Latency Timer register (address: 0Dh)
This 1-byte register species, in units of PCI bus clocks, the value of the latency timer for
the PCI bus master. The Latency Time register bit description is given in Table 14.
This register must be implemented as writable by any master that can burst more than two
data phases. This register may be implemented as read-only for devices that burst two or
fewer data phases, but the xed value must be limited to 16 or less. The register must be
initialized to logic 0 at RST#, if programmable.
8.2.1.9
Header Type register (address: 0Eh)
The Header Type register identies the layout of the second part of the predened header,
beginning at byte 10h in conguration space. It also identies whether the device contains
multiple functions (bit allocation: see Table 15).
Table 13.
CacheLine Size register: bit description
Bit
Symbol
Access
Value
Description
7 to 0
CLS[7:0]
R/W
00h
CacheLine Size: This byte identies the system cacheline size.
Table 14.
Latency Timer register: bit description
Bit
Symbol
Access
Value
Description
7 to 0
LT[7:0]
R/W
00h
Latency Timer: This byte identies the latency timer.
Table 15.
Header Type register: bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
MFD
HT[6:0]
Reset
10000000
Access
RRRRRRRR
Table 16.
Header Type register: bit description
Bit
Symbol
Description
7
MFD
Multi-Function Device: This bit identies a multifunction device. If the
bit is logic 0, then the device has a single function. If the bit is logic 1,
then the device has multiple functions.
6 to 0
HT[6:0]
Header Type: These bits identify the layout of the part of the
predened header, beginning at byte 10h in conguration space.
相关PDF资料
PDF描述
ISP1561BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ISP1563BM UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1563BM,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
ISP1564ET,551 PCI BUS CONTROLLER, PBGA100
ISP1582BS,557 UNIVERSAL SERIAL BUS CONTROLLER, PQCC56
相关代理商/技术参数
参数描述
ISP1561BMGA 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1561BMGE 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1561BMUM 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1562 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller
ISP1562BE 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller