- 您现在的位置：买卖IC网 > PDF目录67723 > ISP1561BM,557 (ST-ERICSSON) UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 PDF资料下载
参数资料
| 型号： | ISP1561BM,557 |
| 厂商： | ST-ERICSSON |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128 |
| 文件页数： | 85/103页 |
| 文件大小： | 457K |
| 代理商： | ISP1561BM,557 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页当前第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
82 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
[1]
These elds read logic 0, if the Port Power (PP) (bit 12 in register PORTSC 1,2,3,4) is logic 0.
6
FPR
Force Port Resume: Logic 1 means resume detected or driven on the port.
Logic 0 means no resume (K-state) detected or driven on the port. Default =
0. Software sets this bit to drive the resume signaling. The Host Controller
sets this bit if a J-to-K transition is detected while the port is in the suspend
state. When this bit changes to logic 1 because a J-to-K transition is
detected, the PCD (Port Change Detect) bit in the USBSTS register is also
set to logic 1. If software sets this bit to logic 1, the Host Controller must not
set the PCD (Port Change Detect) bit. When the EHCI controller owns the
port, the resume sequence follows the sequence specied in Ref. 8
“Universal Serial Bus Specication”. The resume signaling (full-speed ‘K’) is
driven on the port as long as this bit remains set. Software must time the
resume and clear this bit after the correct amount of time has elapsed.
Clearing this bit causes the port to return to high-speed mode, forcing the
bus below the port into a high-speed idle. This bit will remain at logic 1, until
the port has switched to the high-speed idle. The Host Controller must
complete this transition within 2 ms of software clearing this bit.[1]
5
OCC
Overcurrent Change: Default = 0. This bit is set to logic 1 when there is a
change in overcurrent active. Software clears this bit by setting this bit to
logic 1.
4
OCA
Overcurrent Active: Default = 0. If set to logic 1, this port has an
overcurrent condition. If set to logic 0, this port does not have an overcurrent
condition. This bit will automatically change from logic 1 to logic 0 when the
overcurrent condition is removed.
3
PEDC
Port Enable/Disable Change: Logic 1 means the port enabled/disabled
status has changed. Logic 0 means no change. Default = 0. For the root
hub, this bit gets set only when a port is disabled because of appropriate
conditions existing at the EOF2 point. For denition of port error, refer to
Chapter 11 of Ref. 8 “Universal Serial Bus Specication”. Software clears
this bit by setting it.[1]
2
PED
Port Enabled/Disabled: Logic 1 means enable. Logic 0 means disable.
Default = 0. Ports can only be enabled by the Host Controller as a part of the
reset and enable sequence. Software cannot enable a port by writing logic 1
to this eld. The Host Controller will only set this bit when the reset
sequence determines that the attached device is a high-speed device. Ports
can be disabled by either a fault condition or by host software. The bit status
does not change until the port state has actually changed. There may be a
delay in disabling or enabling a port because of other Host Controller and
bus events. When the port is disabled, downstream propagation of data is
blocked on this port, except for reset.[1]
1
ECSC
Connect Status Change: Logic 1 means change in ECCS (Current
Connect Status). Logic 0 means no change. Default = 0. This bit indicates a
change has occurred in the port’s ECCS (Current Connect Status). The
Host Controller sets this bit for all changes to the port device connect status,
even if system software has not cleared an existing connect status change.
For example, the insertion status changes twice before system software has
cleared the changed condition, hub hardware will be “setting” an already-set
bit, that is, the bit will remain set. Software clears this bit setting it.[1]
0
ECCS
Current Connect Status: Logic 1 indicates a device is present on port.
Logic 0 indicates no device is present. Default = 0. This value reects the
current state of the port and may not correspond directly to the event that
caused the ECSC (Connect Status Change) bit to be set.[1]
Table 119. PORTSC 1, 2, 3, 4 register: bit description …continued
Bit
Symbol
Description
相关PDF资料 |
PDF描述 |
|---|---|
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1563BM | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1563BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1564ET,551 | PCI BUS CONTROLLER, PBGA100 |
| ISP1582BS,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISP1561BMGA | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1561BMGE | 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1561BMUM | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1562 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
| ISP1562BE | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
发布紧急采购，3分钟左右您将得到回复。