- 您现在的位置：买卖IC网 > PDF目录67723 > ISP1561BM,557 (ST-ERICSSON) UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 PDF资料下载
参数资料
| 型号： | ISP1561BM,557 |
| 厂商： | ST-ERICSSON |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| 封装： | 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-420-1, LQFP-128 |
| 文件页数： | 75/103页 |
| 文件大小： | 457K |
| 代理商： | ISP1561BM,557 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页
ISP1561_2
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 02 — 5 March 2007
73 of 103
NXP Semiconductors
ISP1561
HS USB PCI Host Controller
12
HCH
HC Halted: 1 = Default. This bit is logic 0 when the Run/Stop bit of
the USBCMD register is logic 1. The Host Controller sets this bit to
logic 1 after it has stopped executing because the Run/Stop bit is set
to logic 0, either by software or by the Host Controller hardware. For
example, on an internal error.
11 to 6
-
reserved
5
IAA
Interrupt on Asynchronous Advance: Default = 0. The system
software can force the Host Controller to issue an interrupt the next
time the Host Controller advances the asynchronous schedule by
writing logic 1 to the IAAD (Interrupt on Asynchronous Advance
Doorbell) bit in the USBCMD register. This status bit indicates the
assertion of that interrupt source.
4
HSE
Host System Error: The Host Controller sets this bit when a serious
error occurs during a host system access, involving the Host
Controller module. In a PCI system, conditions that set this bit
include PCI parity error, PCI master abort and PCI target abort.
When this error occurs, the Host Controller clears the RS (Run/Stop)
bit in the USBCMD register to prevent further execution of the
scheduled TDs.
3
FLR
Frame List Rollover: The Host Controller sets this bit to logic 1
when the frame list index rolls over from its maximum value to zero.
The exact value at which the rollover occurs depends on the frame
list size. For example, if the frame list size (as programmed in the
FLS (Frame List Size) eld of the USBCMD register) is 1024
elements (see Table 111), the Frame Index register rolls over every
time bit 13 of the FRINDEX register toggles. Similarly, if the size is
512 elements, the Host Controller sets this bit to logic 1 every time
bit 12 of the FRINDEX register toggles.
2
PCD
Port Change Detect: The Host Controller sets this bit to logic 1
when any port, where the PO (Port Owner) bit is cleared, changes to
logic 1, or a Force Port Resume bit changes to logic 1 as a result of
a J-K transition detected on a suspended port. This bit is allowed to
be maintained in the auxiliary power well. Alternatively, it is also
acceptable that, on a D3-to-D0 transition of the EHCI Host Controller
device, this bit is loaded with the logical OR of all of the PORTSC
change bits, including force port resume, overcurrent change,
enable or disable change, and connect status change.
1
USBERRINT
USB Error Interrupt: The Host Controller sets this bit when an error
condition occurs because of completing a USB transaction. For
example, error counter underow. If the Transfer Descriptor (TD) on
which the error interrupt occurred also had its IOC bit set, both this
bit and USBINT bit are set.
0
USBINT
USB Interrupt: The Host Controller sets this bit on completing a
USB transaction, which results in the retirement of a TD that had its
IOC bit set. The Host Controller also sets this bit when a short
packet is detected, that is, the actual number of bytes received was
less than the expected number of bytes.
Table 106. USBSTS register: bit description …continued
Bit
Symbol
Description
相关PDF资料 |
PDF描述 |
|---|---|
| ISP1561BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP128 |
| ISP1563BM | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1563BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| ISP1564ET,551 | PCI BUS CONTROLLER, PBGA100 |
| ISP1582BS,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISP1561BMGA | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1561BMGE | 功能描述:IC USB PCI HOST CTRLR 128-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1561BMUM | 功能描述:IC USB HOST CTRL HI-SPD 128LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1562 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
| ISP1562BE | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Hi-Speed USB PCI host controller |
发布紧急采购，3分钟左右您将得到回复。