参数资料
型号: L64007
厂商: LSI CORP
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP160
封装: PLASTIC, QFP-160
文件页数: 18/166页
文件大小: 1015K
代理商: L64007
register
32 Wed May 28 17:37:25 1997
Draft 1/21/97
4-32
Registers
PRE.4 for Rev. D
Copyright 1997 by LSI Logic Corporation. All rights reserved.
event occurs, the PCR value is extracted from the trans-
port packet adaptation eld and placed into the PCR. The
LMC counter is extracted also. The host processor uses
the PCR and LMC values to calculate the frequency error
between the encoder clock and the decoder clock. The
error value is used to drive the 16-bit sigma delta modu-
lator, which drives an external VCxO device. After the
CSR is read, the PCR_IN bit is reset to 0 (no PCR arrival
detected).
CH_OVF
Channel Overow
3
When set to 1, this bit indicates that a channel overow
is imminent. This is set when there are fewer than four
bytes open in the channel decoder interface FIFO. The
CDRDY signal becomes active when there are more than
10 bytes open in the channel decoder interface FIFO. An
interrupt is generated when a channel overow is
detected.
TEI
Transport Error Indicator
2
When set to 1, this bit indicates that the channel decoder
interface has detected an error in the incoming transport
packet. The error is detected either by the bit in the trans-
port packet header or by the CDERR input signal. When
an error is detected, the transport packet containing the
error condition is discarded. Any subsequent packet lost
condition is handled by the PPU. An interrupt is gener-
ated upon detection of the error condition. TEI remains
active until the host processor reads the CSR. After the
read, the TEI is reset to 0.
SYNC_OFF
Sync OFF
1
When set to 1, the bit indicates that the channel decoder
interface has lost the transport packet sync byte (0x47).
This occurs after losing the sync byte for at least the
number of times it is specied in the CCR. An interrupt is
generated only at the rst time the channel enters into an
out-of-sync condition. However, the SYNC_OFF remains
set to 1 as long as the out-of-sync condition is true. After
reset, the bit is 0.
SYNC_ON
Sync On
0
When set to 1, this bit indicates that the channel decoder
interface has acquired the transport packet sync byte
(0x47) after accomplishing the IN_SYNC parameter crite-
相关PDF资料
PDF描述
L64013A1 SPECIALTY CONSUMER CIRCUIT, PQFP100
L64014A SPECIALTY CONSUMER CIRCUIT, PQFP144
L64015 SPECIALTY CONSUMER CIRCUIT, PQFP144
L64020XDC SPECIALTY CONSUMER CIRCUIT, CBGA208
L64020XQC SPECIALTY CONSUMER CIRCUIT, PQFP160
相关代理商/技术参数
参数描述
L64010ADC 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator
L64010ADCC 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator
L64010ADM 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator
L64010ADMB 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator
L64010ADMC 制造商:未知厂家 制造商全称:未知厂家 功能描述:Multiplier/Accumulator