
register
21 Wed May 28 17:37:25 1997
Draft 1/21/97
L64007 MPEG-2, DVB, JSAT Transport Demultiplexer Technical Manual
4-21
PRE.4 for Rev. D
Copyright 1997 by LSI Logic Corporation. All rights reserved.
RES
Reserved
[15:10]
These bits are reserved.
PHW
PCR High Word Value
[9:0]
This value represents the high 10-bit value of the 42-bit
PCR value extracted from the transport bit stream when
PCR arrives in the transport packets designated by
PCR_PID.
4.7.4
Local Master
Clock (LMC)
Register
The LMC is a 42-bit read/write register composed of three registers: the
LMC Low Word (LLW), LMC Middle Word (LMW), and LMC High Word
(LHW) registers. The LMC counter value is posted to the LMC registers
every time a new PCR carried by the PCR_PID packet arrives at the
channel decoder interface.
Bits 0 - 8 are the extension; bits 9 - 41 are the base. The extension is a
wrap-around counter (0 - 299) that increments the base by 1 each time
it has been lled.
After reset, the value in this register is 0.
4.7.4.1 LMC Low Word (LLW)
LLW
LMC Low Word Base
[15:9]
The LLW is a 7-bit read-only register that stores the low
word of the LMC value extracted from the 42-bit Local
Master Clock Counter.
LLW
LMC Low Word Extension
[8:0]
Bits 0 - 8 are the extension, which is a wrap-around
counter (0 - 299) that increments the base by 1 each time
it has been lled.
15
10
9
0
RES
PHW Base
47
42 41
32 31
16 15
9 8
0
RES
LHW
LMW
LLW
15
9
8
0
LMC Base
LMC Extension