
register
23 Wed May 28 17:37:25 1997
Draft 1/21/97
L64007 MPEG-2, DVB, JSAT Transport Demultiplexer Technical Manual
4-23
PRE.4 for Rev. D
Copyright 1997 by LSI Logic Corporation. All rights reserved.
4.7.5.2 Byte Count High Register (BCHR)
RES
Reserved
[15:10]
These bits are reserved.
BCLR
Byte Count High Register Value
[9:0]
The BCHR is a 16-bit read-only register used to store the
HIGH word of the BC counter. The value is extracted from
the BC each time a new PCR is extracted.
4.8
System Control
Registers
(Group 5)
The System Control Registers (SCRs) form a group that controls the
interface and operation of the L64007. The following subsections
describe these registers.
4.8.1
Channel
Decoder
Control
Register (CCR)
The CCR is a 16-bit read and write register that controls the operation
of the channel decoder interface.
RES
Reserved
[15:12]
This 8-bit eld is reserved.
SYNCB_CNT Sync Byte Count
[11:9]
These bits count the number of sync bytes which are
seen by the PPU after a non-zero value is programmed
into this eld. It causes SCINT in the System Status Reg-
ister to be set, and the corresponding interrupt to be gen-
erated if enabled. These bits count to zero then stop.
CDCFLAG
Channel Decoder Input Flag
8
This ag sets the L64704/L64768 compatibility in parallel
mode only. When set to 0, one byte of channel data is
clocked in every channel clock cycle. When set to 1, the
15
10
9
0
RES
BCHR
15
12 11
9
8
7
5
4
2
1
0
RES
SYNCB_CNT CDCFLAG
OUT SYNC
IN SYNC
SYNC
START