参数资料
型号: M-ORT82G52BM680-DB
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
英文描述: FPGA, 1296 CLBS, 333000 GATES, PBGA680
封装: PLASTIC, FBGA-680
文件页数: 1/94页
文件大小: 2104K
代理商: M-ORT82G52BM680-DB
www.latticesemi.com
1
ort82g5_01
ORCA
ORT82G5
1.0-3.7 Gbits/s
8b/10b Backplane Interface FPSC
October 2002
Preliminary Data Sheet
Introduction
Lattice Semiconductor has developed a next generation FPSC intended for high-speed serial backplane data
transmission. Built on the Series 4 recongurable embedded System-on-a-Chip (SoC) architecture, the ORT82G5
is made up of backplane transceivers containing eight channels, each operating at up to 3.7 Gbits/s (2.96 Gbits/s
data rate), with a full-duplex synchronous interface with built-in Rx Clock and Data Recovery (CDR), and transmit-
ter preemphasis along with more than 400K usable FPGA system gates. The CDR circuitry is a macrocell available
from Lattice’s smart silicon macro library and has already been implemented in numerous applications, including
ASICs, standard products, and FPSCs, to create interfaces for SONET/SDH, Fibre Channel, and Ethernet (GbE,
10 GbE) applications. With the addition of protocol and access logic such as protocol-independent framers, Fibre
Channel link layer capabilities, and framers for HDLC for Internet Protocol (IP), designers can build a congurable
interface retaining proven backplane driver/receiver technology.
Designers can also use the device to drive high-speed data transfer across buses within any generic system. For
example, designers can build a 20 Gbits/s bridge for 10 G Ethernet; the high-speed SERDES interfaces can com-
prise two XAUI interfaces with congurable back-end interfaces such as XGMII. The ORT82G5 can also be used to
provide a full 10 G backplane data connection with protection between a line card and switch fabric.
The ORT82G5 provides a clockless high-speed interface for interdevice communication on a board or across a
backplane. The built-in clock recovery of the ORT82G5 allows for higher system performance, easier-to-design
clock domains in a multiboard system, and fewer signals on the backplane. Network designers will benet from the
backplane transceiver as a network termination device. The device supports embedded 8b/10b encoding/decoding
and link state machines for 10 G Ethernet, and Fibre Channel.
The ORT82G5 is pinout compatible with a sister device, the ORSO82G5, which implements 8 channels of SER-
DES with SONET scrambling and cell processing.
Table 1. ORCA ORT82G5 Family – Available FPGA Logic
Device
PFU Rows
PFU
Columns
Total PFUs
FPGA Max
User I/O
LUTs
EBR Blocks
EBR Bits
(K)
Usable
Gates (K)
1, 2
ORT82G5
36
1296
372
10,368
12
111
333 - 643
1. The embedded core, Embedded System Bus, FPGA interface and MPI are not included in the above gate counts. The System Gate ranges
are derived from the following: Minimum System Gates assumes 100% of the PFU's are used for logic only (No PFU RAM) with 40% EBR
usage and 2 PLL's. Maximum System Gates assumes 80% of the PFU's are for logic, 20% are used for PFU RAM, with 80% EBR usage and
6 PLL's."
2. There are two 4K X 36 (144K bits each) RAM blocks in the embedded core which are also accessible by the FPGA logic.
相关PDF资料
PDF描述
M.PI-1R1D12 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD
M01-014-1452PA 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER
M01-016-1443PA 16 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER
M0302CS-9N2XJSU 1 ELEMENT, 0.0092 uH, CERAMIC-CORE, GENERAL PURPOSE INDUCTOR, SMD
M0302CS-7N4XJSW 1 ELEMENT, 0.0074 uH, CERAMIC-CORE, GENERAL PURPOSE INDUCTOR, SMD
相关代理商/技术参数
参数描述
MORTAR-44LB 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag
MO-RX3930 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE
MO-RX3930-FS 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE
MO-RX3930-FS315M 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE
MO-RX3930-FS434M 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE