参数资料
型号: M-ORT82G52BM680-DB
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: FPGA
英文描述: FPGA, 1296 CLBS, 333000 GATES, PBGA680
封装: PLASTIC, FBGA-680
文件页数: 4/94页
文件大小: 2104K
代理商: M-ORT82G52BM680-DB
Lattice Semiconductor
ORCA ORT82G5 Data Sheet
12
Figure 2. Top Level Block Diagram, Embedded Core Logic (Channel AA)
The Embedded Core provides transceiver functionality for eight serial data channels and is organized into two
quads, each supporting four channels. Each channel is identied by both a quad identier [A:B] and a channel
identier [A:D]. The data channels can operate independently or they can be combined together (aligned) to
achieve higher bit rates. The mode operation of the core is dened by a set of control registers, which can be writ-
ten through the system bus interface. Also, the status of the core is stored in a set of status registers, which can be
read through the system bus interface.
The transmitter section for each channel accepts 40 bits of data or 32 bits of data and eight control/status bits from
the FPGA logic and optionally encodes the data using 8b/10b encoding. It also accepts the low-speed reference
clock at the REFCLK input and uses this clock to synthesize the internal high-speed serial bit clock. The data is
then serialized and the serialized data are available at the differential CML output terminated in 86 to drive either
an optical transmitter or coaxial media or circuit board/backplane.
The receiver section receives high-speed serial data at its differential CML input port. These data are fed to the
clock recovery section which generates a recovered clock and retimes the data. The retimed data are also deseri-
alized, optionally 8b/10b decoded and presented as parallel data to the FPGA logic. Two-phase receive byte clocks
are available synchronous with the parallel words. The receiver also optionally recognizes the comma characters or
code violations and aligns the bit stream to the proper word boundary.
8b/10b Encoding and Decoding
In 8b/10b mode, the FPGA logic will receive/transmit 32 bits of data and 4 K_CTRL bits from/to the embedded
core. In the transmit direction, four additional input bits force negative disparity coding. The embedded core logic
will encode the data to or decode the data from a 10-bit format according to the FC-PH ANSI X3.230:1994 stan-
dard (which is also the encoding used by the IEEE 802.3ae Ethernet standard). This encoding/decoding scheme
also allows for the transmission of special characters and supports error detection.
Following the denitions and conventions used in dening the 8b/10b coding rules, each valid coded character has
a name corresponding to its 8-bit binary value:
Common Logic, Quad A
Channel AB
.
..
Channel BD
Backplane
Serial
Links
Receive Channel AA
2:1 MUX
(x40)
DEMUX
Block
Link State
Machine
RX SER-
DES Block
Multi -
Channel
Alignment
Block
TX SERDES
Block
Interface and
MUX Block
Transmit Channel AA
RCK78A
TCK78A
MRWDAA[39:0]
CV_SELAA
RWCKAA
RSYS_CLK_A1
TSYS_CLK_AA
TWDAA[31:0]
TCOMMAA[3:0]
.
FPGA
Logic
HDOUT[P:N]_AA
2
HDIN[P:N]_AA
REFCLK[P:N]_A
2
相关PDF资料
PDF描述
M.PI-1R1D12 1 ELEMENT, 1.1 uH, GENERAL PURPOSE INDUCTOR, SMD
M01-014-1452PA 14 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER
M01-016-1443PA 16 CONTACT(S), MALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER
M0302CS-9N2XJSU 1 ELEMENT, 0.0092 uH, CERAMIC-CORE, GENERAL PURPOSE INDUCTOR, SMD
M0302CS-7N4XJSW 1 ELEMENT, 0.0074 uH, CERAMIC-CORE, GENERAL PURPOSE INDUCTOR, SMD
相关代理商/技术参数
参数描述
MORTAR-44LB 制造商:3M Electronic Products Division 功能描述:3M(TM) FIRE BARRIER MORTAR, 44 98040056073 制造商:3M Electronic Products Division 功能描述:Fire Barrier 44 lb Bag
MO-RX3930 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE
MO-RX3930-FS 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE
MO-RX3930-FS315M 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE
MO-RX3930-FS434M 制造商:未知厂家 制造商全称:未知厂家 功能描述:FSK RECEIVER MODULE