参数资料
型号: NT5CB256M4AN-BF
厂商: NANYA TECHNOLOGY CORP
元件分类: DRAM
英文描述: DDR DRAM, PBGA78
封装: 0.80 MM PITCH, ROHS COMPLIANAT, WBGA-78
文件页数: 16/106页
文件大小: 2599K
代理商: NT5CB256M4AN-BF
1Gb DDR3 SDRAM A-Die
NT5CB256M4AN / NT5CB128M8AN / NT5CB64M16AP
17
REV 1.2
01 / 2009
DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal
operation after having the DLL disabled. During normal operation (DLL-on) with MR1 (A0=0), the DLL is automatically disabled when
entering Self-Refresh operation and is automatically re-enable upon exit of Self-Refresh operation. Any time the DLL is enabled and
subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the
internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the
tDQSCK, tAON, or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL
for any Write operation, expect when RTT_WR is enabled and the DLL is required for proper ODT operation. For more detailed
information on DLL Disable operation in DLL-off Mode.
The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously
registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command
during DLL-off mode.
The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt_WR, MR2{A10,A9}={0,0}, to
disable Dynamic ODT externally.
Output Driver Impedance Control
The output driver impedance of the DDR3 SDRAM device is selected by MR1(bit A1 and A5) as shown in MR1 definition figure.
ODT Rtt Values
DDR3 SDRAM is capable of providing two different termination values (Rtt_Nom and Rtt_WR). The nominal termination value
Rtt_Nom is programmable in MR1. A separate value (Rtt_WR) may be programmable in MR2 to enable a unique Rtt value when ODT
is enabled during writes. The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.
Additive Latency (AL)
Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidth in DDR3 SDRAM. In
this operation, the DDR3 SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately
after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The
Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the
sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown as the following table.
Additive Latency (AL) Settings
A4
A3
AL
0
0 (AL Disable)
0
1
CL-1
1
0
CL-2
1
Reserved
相关PDF资料
PDF描述
NT5DS64M8BF-6KI DDR DRAM, PBGA60
NT5SE8M16DS-6K 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
NT5SV8M8DT-7 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
NTC1111-20MHZ Analog IC
NTC1111-SERIES Analog IC
相关代理商/技术参数
参数描述
NT5CB256M8FN-DI 制造商:Nanya Technology Corporation 功能描述:MEMORY IC
NT5CB256M8GN-CG 制造商:Nanya Technology Corporation 功能描述:DRAM
NT5CB64M16DP-CF 制造商:Nanya Technology Corporation 功能描述:DRAM
NT5CB64M16FP-DH 制造商:Nanya Technology Corporation 功能描述:MEMORY
NT5CB64M16FP-DII 制造商:Nanya Technology Corporation 功能描述:MEMORY IC