收藏本站
参数资料
型号： IDT88P8341BHGI
厂商： IDT, Integrated Device Technology Inc
文件页数： 29/96页
文件大小： 0K
描述： IC SPI3-SPI4 EXCHANGE 820-PBGA
标准包装： 24
系列： *
其它名称： 88P8341BHGI
35
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
4.3.3 Microprocessor interface to SPI-4 egress
datapath
PacketscanbeinsertedintotheSPI-3-4datapathbythemicroprocessor.The
followingis adescriptionofthepathtakenbyaburstofdatathroughthedevice.
Data and control information are written to the insert buffer through the
microprocessorinterface.Thedataavailablebitisset.Dataisstoredintheinsert
buffer along with the LP address, LID, error information, SOP, and EOP. Data
is stored in per-LID allocated buffer segments. The Table 36-SPI-3 data insert
controlregisterisconsulted,anddeterminestosendthisLIDtotheSPI-4egress
port. The SPI-4 Packet Fragment Processor chooses the next LP. Data is sent
to the SPI-4 egress buffer along with the SPI-4 LP address, error information,
SOP, and EOP. Data is transmitted in bursts over the SPI-4 egress interface.
The microprocessor needs to write data into a dedicated buffer to insert a
packet burst. Refer to Figure 25, Microprocessor data insert bufferfor the data
formatinthebuffer.ThemicroprocessormustverifytheDATA_AVAILABLEflag
in the SPI-4 insert control register and waits until the flag is cleared. The
microprocessorspecifiestheEOP,SOP,ERROR,LIDandLENGTHfieldsand
writesupto256bytesofpacketfragmentburstintotheinsertbuffer.Thepacket
burst insert buffer is accessed through the Table 34, SPI-4 data insert register
(register_offset 0x03) SPI-4 data insert register. The microprocessor hands
over control of the buffer setting the DATA_AVAILABLE flag in theSPI-4 insert
control register. A SPI4_insert_empty event is generated when the
DATA_AVAILABLE flag is cleared. The event is directed towards the interrupt
module.
Figure 25. Microprocessor data insert buffer
6372 drw22
flags
length
data[1]
data[2]
data[255]
lid
data[0]
SOP
EA
ED
PAR
EOP
not used
EA
ED
PAR
data parity error
address parity error
packet error
70
inser
tsequence
t
t+1
t+258
e
xtr
act
sequence
t
t+1
t+258
Figure 26. Microprocessor data insert interface to SPI-4 egress datapath
The diagram below shows the datapath through the device from the
microprocessor data insert interface to the SPI-4 egress interface.
…
JTAG
uproc
LID Counters Memory
SPI-3
8 bit / 32 bit
Min: 19.44MHz
Max: 133MHz
Interface
Bloc
k
Chip Counters Memory
Interface
Bloc
k
SPI-3 /
LID map
Main
Memory
A
SPI-4.2
Min: 80 MHz
Max:400 MHz
SPI-4 /
LID map
6372 drw25
相关PDF资料
PDF描述
LFEC15E-4FN484C IC FPGA 10.2KLUTS 288I/O 484-BGA
IDT72V51446L7-5BBI IC FLOW CTRL MULTI QUEUE 256-BGA
LFEC15E-4F484C IC FPGA 10.2KLUTS 288I/O 484-BGA
LT3022IMSE-1.8#TRPBF IC REG LDO 1.8V 1A 16-MSOP
LT3022IMSE-1.5#TRPBF IC REG LDO 1.5V 1A 16-MSOP
相关代理商/技术参数
参数描述
IDT88P8341BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT88P8342BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT88P8342BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT88P8344 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
IDT88P8344BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*