- 您现在的位置：买卖IC网 > PDF目录4580 > IDT88P8341BHGI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF资料下载
参数资料
| 型号： | IDT88P8341BHGI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 45/96页 |
| 文件大小： | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 标准包装： | 24 |
| 系列： | * |
| 其它名称： | 88P8341BHGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
5
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
List of Tables
Table 1 – I/O types .......................................................................................................................................................................................................... 9
Table 2 – SPI-3 ingress interface pin definition .................................................................................................................................................................. 9
Table 3 – SPI-3 egress interface pin definition ................................................................................................................................................................ 10
Table 4 – SPI-3 status interface pin definition .................................................................................................................................................................. 10
Table 5 – SPI-4 ingress interface definition ..................................................................................................................................................................... 11
Table 6 – SPI-4 egress interface definition ...................................................................................................................................................................... 11
Table 7 – Parallel microprocessor interface .................................................................................................................................................................... 12
Table 8 – Serial microprocessor interface (serial peripheral interface mode) ................................................................................................................... 12
Table 9 – Miscellaneous ................................................................................................................................................................................................ 12
Table 10 – Both attached devices start from reset status .................................................................................................................................................. 20
Table 11 – Ingress out of synch, egress in synch ........................................................................................................................................................... 20
Table 12 – Ingress in synch, egress out of synch ........................................................................................................................................................... 20
Table 13 - DIRECTION code assignment ...................................................................................................................................................................... 26
Table 14 – CK_SEL[3:0] input pin encoding ................................................................................................................................................................... 38
Table 15 - Zero margin SPI-3 timing budget ................................................................................................................................................................... 42
Table 16 - Margin check for SPI-3 timing ........................................................................................................................................................................ 42
Table 17 - Bit order within an 8-Bit data register ............................................................................................................................................................. 45
Table 18 - Bit order within a 32-Bit data register ............................................................................................................................................................. 45
Table 19 - Bit order within an 8-Bit data register ............................................................................................................................................................. 45
Table 20 - Bit order within a 16-Bit address register ....................................................................................................................................................... 46
Table 21 - Bit order within an 8-Bit control register .......................................................................................................................................................... 46
Table 22 - Module base address (Module_base) ........................................................................................................................................................... 46
Table 23 - Indirect access block bases for Module A ....................................................................................................................................................... 46
Table 24 - Indirect access block bases for common module ............................................................................................................................................ 47
Table 25 - Indirect access data registers (direct accessed space) at 0x30 to 0x33 .......................................................................................................... 47
Table 26 - Indirect access address register (direct accessed space) at 0x34 to 0x35 ...................................................................................................... 47
Table 27 - Indirect access control register (direct accessed space) at 0x3F ..................................................................................................................... 47
Table 28 - Error coding table ......................................................................................................................................................................................... 48
Table 29 - Direct mapped Module A registers ................................................................................................................................................................ 49
Table 30 - Direct mapped other registers ....................................................................................................................................................................... 49
Table 31 - SPI-3 data capture control register (register 0x00 ) ....................................................................................................................................... 49
Table 32 - SPI-3 data Capture register (register 0x01) ................................................................................................................................................... 49
Table 33 - SPI-4 data insert control register (register 0x02) ............................................................................................................................................ 50
Table 34 - SPI-4 data insert register (register 0x03) ....................................................................................................................................................... 50
Table 35 - SPI-4 data capture control registers (register 0x04) ....................................................................................................................................... 50
Table 36 - SPI-3 data insert control register (register 0x05) ............................................................................................................................................ 50
Table 37 - SPI-4 data capture register (register 0x06) .................................................................................................................................................... 50
Table 38 - SPI-3 data insert register (register 0x07) ....................................................................................................................................................... 50
Table 39 - Software reset register (0x20 in the direct accessed space) ........................................................................................................................... 51
Table 40 - SPI-4 status register (0x22 in the direct accessed space) ............................................................................................................................... 51
Table 41 - SPI-4 enable register (0x23 in the direct accessed space) ............................................................................................................................. 51
Table 42 - Module status register (0x24 in the direct accessed space) ............................................................................................................................ 52
Table 43 - Module enable register (0x28 in the direct accessed space) .......................................................................................................................... 52
Table 44 - Primary interrupt status register (0x2C in the direct accessed space) ............................................................................................................. 53
Table 45 - Secondary interrupt status register (0x2D in the direct accessed space) ........................................................................................................ 53
Table 46 - Primary interrupt enable register (0x2E in the direct accessed space) ............................................................................................................ 53
Table 47 - Secondary interrupt enable register (0x2F in the direct accessed space) ....................................................................................................... 53
Table 48 - Module A indirect register .............................................................................................................................................................................. 54
Table 49 - SPI-3 ingress LP to LID map ......................................................................................................................................................................... 55
Table 50 - SPI-3 general configuration register (register_offset=0x00) ............................................................................................................................ 55
Table 51 - SPI-3 ingress configuration register (register_offset=0x01) ............................................................................................................................. 56
Table 52 - SPI-3 ingress fill level register (register_offset=0x02) ..................................................................................................................................... 56
Table 53 - SPI-3 ingress max fill level register (register_offset=0x03) .............................................................................................................................. 56
Table 54 - SPI-3 egress LID to LP map ......................................................................................................................................................................... 56
Table 55 - SPI-3 egress configuration register (register_offset=0x00) ............................................................................................................................. 57
Table 56 - SPI-4 ingress to SPI-3 egress flow control register (register_offset=0x01) ...................................................................................................... 57
相关PDF资料 |
PDF描述 |
|---|---|
| LFEC15E-4FN484C | IC FPGA 10.2KLUTS 288I/O 484-BGA |
| IDT72V51446L7-5BBI | IC FLOW CTRL MULTI QUEUE 256-BGA |
| LFEC15E-4F484C | IC FPGA 10.2KLUTS 288I/O 484-BGA |
| LT3022IMSE-1.8#TRPBF | IC REG LDO 1.8V 1A 16-MSOP |
| LT3022IMSE-1.5#TRPBF | IC REG LDO 1.5V 1A 16-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT88P8341BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT88P8342BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT88P8342BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT88P8344 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| IDT88P8344BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。