收藏本站
参数资料
型号： IDT88P8341BHGI
厂商： IDT, Integrated Device Technology Inc
文件页数： 66/96页
文件大小： 0K
描述： IC SPI3-SPI4 EXCHANGE 820-PBGA
标准包装： 24
系列： *
其它名称： 88P8341BHGI
69
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
SPI-4 ingress calendar configuration register
(Block_base 0x0300 + Register_offset 0x04 - 0x05)
TABLE 93 - SPI-4 INGRESS CALENDAR CONFIGU-
RATION REGISTER (0x04 to 0x05)
Field
Bits
Length
Initial Value
I_CAL_M
7:0
8
0
I_CAL_LEN
13:8
6
0x01
The SPI-4 ingress calendar configuration registers are at Block_base
0x0300 and have read and write access. The Register_offset for calendar_0
is 0x04. The Register_offset for calendar_1 is 0x05.
ThebitfieldsofaSPI-4ingresscalendarconfigurationregisteraredescribed.
Some devices have a fixed calendar length and a fixed calendar M, while
the Bridgeport calendar length has to be multiply of 4, and the calendar M is
programmable. Therefore, the user may need to add an FPGA between the
Bridgeport & the adjacent device SPI-4 status signals.
I_CAL_M
TheI_CAL_Mvalueprogrammeddefinesthenumberoftimes
the calendar sequence is repeated before a DIP-2 parity and “1 1” framing
words are inserted. The actual calendar_M value used is one more than the
value programmed into the I_CAL_M field.
I_CAL_LEN
TheI_CAL_LENvalueprogrammeddefinesthelengthof
the SPI-4 ingress calendar. The actual length of the calendar is four times the
valueofonemorethantheI_CAL_LENfield:(I_CAL_LEN+1)*4.Forexample,
if the I_CAL_LEN field is programmed to 0x04, the actual value used is 0x14.
The calendar length must be at least as large as the number of active SPI-4
ingress LPs.
SPI-4 ingress watermark register (Block_base
0x0300 + Register_offset 0x06)
SPI-4 ingress fill level register (Block_base 0x0300
+ Register_offset 0x07)
TABLE 94 – SPI-4 INGRESS WATERMARK REGIS-
TER (REGISTER_OFFSET 0x06)
Field
Bits
Length Initial Value
Function
WATERMARK
4:0
5
0x0D
Watermark for PFP A
Reserved
7:5
3
0
Reserved
12:6
5
0x0D
reserved
15:13
3
0
Reserved
20:16
5
0x0D
Reserved
23:21
3
0
Reserved
28:24
5
0x0D
Reserved
31:29
3
0
SPI-4ingressWatermarkRegisterisatBlock_base0x0300,Register_offset
0x06.TheSPI-4ingressWatermarkRegisterhasreadandwriteaccess.ASPI-
4 interface can be set to a Watermark Value per PFP. 0x1F is the highest
watermark that can be set, meaning all ingress buffers will be full before
backpressure will be initiated on a SPI-4 ingress interface PFP. A WATER-
MARKfieldvalueof0x0Fisusedtosetawatermarkforahalf-fullingressbuffer
before tripping backpressure. The units of WATERMARK are one-thirty-
secondoftheavailableingressbufferingperunit.Eachunitisequalto128bytes.
TABLE 95 - SPI-4 INGRESS FILL LEVEL REGISTER
(REGISTER_OFFSET 0x07)
Field
Bits
Length
Initial Value
FILL_CUR
5:0
6
0x0
TABLE 96 - SPI-4 INGRESS MAX FILL LEVEL
REGISTER(REGISTER_OFFSET0x0B)
Field
Bits
Length
Initial Value
FILL_MAX
5:0
6
0x00
There is one register for SPI-4 ingress max fill level register for the SPI-3
interface at Block_base 0x0300. The register has read-only access, and is
clearedafterreading. 0x20isthehighestfillinglevel,meaningallingressbuffers
on a PFP had been full at some time since the last read of the FILL_MAX field.
TheunitsofFILL_MAXareone-thirty-secondoftheavailableingressbuffering
per PFP. Each unit is equal to 128 bytes.
The bit field of a SPI-4 ingress max fill level register is described.
FILL_MAX MaximumSPI-4ingressbufferfilllevelsincethelastreadofthe
SPI-4 ingress max fill level register.
SPI-4 ingress diagnostics register (Block_base
0x0300 + Register_offset 0x0F)
TABLE 97 - SPI-4 INGRESS DIAGNOSTICS REGIS-
TER (REGISTER_OFFSET 0x0F)
Field
Bits
Length
Initial Value
I_FORCE_TRAIN
0
1
0
I_ERR_INS
1
0
I_DIP_NUM
5:2
4
0
The SPI-4 ingress Diagnostics Register is addressed from Block_base
0x0300 + Register_offset 0x0F. The SPI-4 ingress Diagnostics Register has
read and write access. The SPI-4 ingress Diagnostics Register is used in port
diagnostics to force continuous training on the SPI-4 ingress status interface,
insert a DIP-2 error on the SPI-4 ingress status interface, and read the number
of DIP-2 errors seen on the SPI-4 egress status interface.
Thereisone registerforSPI-4ingressfilllevelregisterfortheSPI-3interface
at Block_base 0x0300. The register has read-only access.
The bit fields of a SPI-4 ingress fill level register are described.
FILL_CUR
Current SPI-4 ingress buffer fill level. Since this is a real-time
register, the value read from it will change rapidly and is used for internal
diagnosticsonly.
SPI-4 ingress max fill level register (Block_base
0x0300 + Register_offset 0x0B)
相关PDF资料
PDF描述
LFEC15E-4FN484C IC FPGA 10.2KLUTS 288I/O 484-BGA
IDT72V51446L7-5BBI IC FLOW CTRL MULTI QUEUE 256-BGA
LFEC15E-4F484C IC FPGA 10.2KLUTS 288I/O 484-BGA
LT3022IMSE-1.8#TRPBF IC REG LDO 1.8V 1A 16-MSOP
LT3022IMSE-1.5#TRPBF IC REG LDO 1.5V 1A 16-MSOP
相关代理商/技术参数
参数描述
IDT88P8341BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT88P8342BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT88P8342BHI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
IDT88P8344 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0
IDT88P8344BHGI 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*