- 您现在的位置：买卖IC网 > PDF目录4580 > IDT88P8341BHGI (IDT, Integrated Device Technology Inc)IC SPI3-SPI4 EXCHANGE 820-PBGA PDF资料下载
参数资料
| 型号： | IDT88P8341BHGI |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 71/96页 |
| 文件大小： | 0K |
| 描述： | IC SPI3-SPI4 EXCHANGE 820-PBGA |
| 标准包装： | 24 |
| 系列： | * |
| 其它名称： | 88P8341BHGI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
73
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
INDUSTRIALTEMPERATURERANGE
APRIL 10, 2006
0xFFFF, and is automatically cleared after reading to re-start DIP-2 error
counteraccumulation.
9.4.9 Common module block base 0x0800 registers
SPI-4 ingress bit alignment window register
(Block_base 0x0800 + Register_offset 0x00)
TheSPI-4ingressbitalignmentwindowregisterisaddressedfromBlock_base
0x0800+Register_offset0x00.TheSPI-4ingressbitalignmentwindowregister
has read and write access. The SPI-4 ingress bit alignment window register is
used in manual bit alignment procedures and it is recommended to leave the
W field at its initial value.
W
The W field is used to set the width of the SPI-4 ingress window by
setting the time between bit alignment operations. The initial value gives one
million cycles per bit alignment adjustment opportunity.
SPI-4 ingress lane measure register (Block_base
0x0800 + Register_offset 0x01)
The SPI-4 ingress lane measure register is addressed from Block_base
0x0800 + Register_offset 0x01. The SPI-4 ingress lane measure register has
read and write access. SPI-4 ingress lane measure register is used in manual
bitalignmentproceduresanditisrecommendedtoleavetheSPI-4ingresslane
measure register at its initial value.
LANE TheLANEfieldisusedtomanuallycontrolthemeasurementofSPI-
4 ingress data lane alignment. The LANE field is intended for diagnostics only
and is not needed in normal operation.
0=DATA0 lane selected for measurement
x=DATAx lane selected for measurement
15=DATA15 lane selected for measurement
16=CTL selected for measurement
17=Egress status 0 selected for measurement
18=Egress status 1 selected for measurement
19=Chip test feature not available for diagnostics
MEASURE_BUSY
The MEASURE_BUSY field is used to observe
when the LANE process is busy for manual lane assignment procedures. The
MEASURE_BUSY field is intended for diagnostics only and is not needed for
normal operation.
0=Normal operation
1=Lane process is busy
SPI-4 ingress bit alignment counter register
(Block_base 0x0800 + Register_offset 0x02 – 0x0B)
TheSPI-4ingressbitalignmentcounterregistersatBlock_base0x0800are
read-onlyandcontainsthevaluesofthebitalignmentcountersusedformanual
lanealignment.Theregisters areintendedfordiagnosticsonlyand arenotneeded in
normaloperation.
SPI-4 ingress manual alignment phase/result
register (Block_base 0x0800 + Register_offset
0x0C – 0x1F)
TABLE 110 - SPI-4 INGRESS BIT ALIGNMENT
WINDOW REGISTER (REGISTER_OFFSET 0x00)
Field
Bits
Length
Initial Value
LANE
4:0
5
0
Reserved
7:5
3
0
MEASURE_BUSY
8
1
0
TABLE 111 - SPI-4 INGRESS LANE MEASURE
REGISTER (REGISTER_OFFSET 0x01)
Field
Bits
Length
Initial Value
W
15:0
16
0xFFFF
TABLE 112 - SPI-4 INGRESS BIT ALIGNMENT
COUNTER REGISTER (0x02 to 0x0B)
Field
Bits
Length
Initial Value
C[n]
9:0
10
0
TABLE 113 - SPI-4 INGRESS MANUAL ALIGNMENT
PHASE/RESULT REGISTER (0x0C to 0x1F)
Field
Bits
Length
Initial Value
DTC0[1:0]
1:0
2
0
DTC1[1:0]
3:2
2
0
…..
2
0
DTC15[1:0]
31:30
2
0
TABLE 114 - SPI -4 EGRESS DATA LANE TIMING
REGISTER (REGISTER_OFFSET 0x2A)
Field
Bits
Length
Initial Value
PHASE_ASSIGN
7:0
8
0
The SPI-4 ingress manual alignment phase/result registers at Block_base
0x0800havereadandwriteaccess.ASPI-4ingressmanualalignmentphase/
result register is used to manually align the phase of the data lane, control lane,
statuslanes,andatestlanecorrespondingtoitsregisterinturnandisintended
for diagnostics only and is not needed in normal operation. If the FORCE field
of Table 99, SPI-4 ingress bit alignment control register (register_offset 0x11)
is set to a logic one, manual phase alignment is enabled. If the FORCE field is
settoalogiczero,normalautomaticphasealignmentisenabled,andtheresult
can be viewed here. There are five center taps to choose from, plus two guard
taps on either side of the center, per data bit sampled. The oldest data sample
is at tap 8 ("right"), while the newest data sample is at tap 0 ("left"). Taps 0 and
1 are the left margin taps for tracking purposes, while taps 7 and 8 are the right
margin taps. A tap between 2 to 7 is initially selected in automatic mode. See
Figure 7-Data sampling diagram. Register 0x0C is used for lane DATA0.
PHASE_ASSIGN [3:0]
Used for selecting the bit phase corresponding to the rising clock edge of
I_DCLK. The four bits number the phases from 0 to 8, relative to the positively-
clockedbit.
PHASE_ASSIGN [7:4]
Used for selecting the bit phase corresponding to the falling clock edge of
I_DCLK.Thefourbitsnumberthephasesfrom0to8,relativetothenegatively-
clockedbit.
SPI-4 egress data lane timing register (Block_base
0x0800 + Register_offset 0x2A)
The SPI-4 egress data lane timing register at Block_base 0x0800 +
Register_offset 0x2A has read and write access. The SPI-4 egress data lane
timingregisterisusedtomanuallyalignthephaseofdatalanenbyaddingfrom
0.1 clock cycle to 0.3 clock cycles of delay.
相关PDF资料 |
PDF描述 |
|---|---|
| LFEC15E-4FN484C | IC FPGA 10.2KLUTS 288I/O 484-BGA |
| IDT72V51446L7-5BBI | IC FLOW CTRL MULTI QUEUE 256-BGA |
| LFEC15E-4F484C | IC FPGA 10.2KLUTS 288I/O 484-BGA |
| LT3022IMSE-1.8#TRPBF | IC REG LDO 1.8V 1A 16-MSOP |
| LT3022IMSE-1.5#TRPBF | IC REG LDO 1.5V 1A 16-MSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT88P8341BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT88P8342BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT88P8342BHI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:否 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
| IDT88P8344 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:SPI EXCHANGE 4 x SPI-3 TO SPI-4 Issue 1.0 |
| IDT88P8344BHGI | 功能描述:IC SPI3-SPI4 EXCHANGE 820-PBGA RoHS:是 类别:集成电路 (IC) >> 专用 IC 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 类型:调帧器 应用:数据传输 安装类型:表面贴装 封装/外壳:400-BBGA 供应商设备封装:400-PBGA（27x27） 包装:散装 |
发布紧急采购，3分钟左右您将得到回复。