- 您现在的位置：买卖IC网 > PDF目录16073 > IPR-FFT (Altera)IP FFT/IFFT RENEW PDF资料下载
参数资料
| 型号： | IPR-FFT |
| 厂商： | Altera |
| 文件页数： | 50/70页 |
| 文件大小： | 0K |
| 描述： | IP FFT/IFFT RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 快速傅里叶变换处理器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页当前第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
3–8
Chapter 3: Functional Description
I/O Data Flow Architectures
To change direction on a block-by-block basis, assert or deassert inverse
(appropriately) simultaneously with the application of the sink_sop pulse (concurrent
with the first input data sample of the block).
When the FFT has completed the transform of the input block, it asserts source_valid
and outputs the complex transform domain data block in natural order. The FFT
function asserts source_sop to indicate the first output sample. Figure 3–5 shows the
output flow control.
Figure 3–5. FFT Streaming Data Flow Architecture Output Flow Control
clk
source_real
source_imag
Xr[0]
Xi[0]
Xr[1]
Xi[1]
Xr[2]
Xi[2]
Xr[3]
Xi[3]
Xr[4]
Xi[4]
Xr[5]
Xi[5]
Xr[6]
Xi[6]
Xr[7]
Xi[7]
Xr[8]
Xi[8]
Xr[9]
Xi[9]
Xr[10] Xr[11]
Xi[10] Xi[11]
Xr[12]
Xi[12]
exponent_out
EXP0
source_ready
source_valid
source_sop
source_eop
After N data transfers, source_eop is asserted to indicate the end of the output data
block ( Figure 3–3 on page 3–7 ).
Enabling the Streaming FFT
The sink_valid signal must be asserted for source_valid to be asserted (and a valid
data output). To extract the final frames of data from the FFT, you need to provide
several frames where the sink_valid signal is asserted and apply the sink_sop and
sink_eop signals in accordance with the Avalon-ST specification.
Variable Streaming
The variable streaming architecture allows continuous streaming of input data and
produces a continuous stream of output data similar to the streaming architecture.
Change the Block Size
You change the size of the FFT on a block-by-block basis by changing the value of the
fftpts simultaneously with the application of the sink_sop pulse (concurrent with
the first input data sample of the block). fftpts uses a binary representation of the
size of the transform, therefore for a block with maximum transfer size of 1,024.
Table 3–2. fftpts and Transform Size
FFT MegaCore Function
User Guide
fftpts
10000000000
01000000000
00100000000
00010000000
00001000000
Transform Size
1,024
512
256
128
64
November 2013 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| 10PX2200MEFC10X16 | CAP ALUM 2200UF 10V 20% RADIAL |
| VE-J7L-EZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| 100ZLH68MEFC8X20 | CAP ALUM 68UF 100V 20% RADIAL |
| VE-J7K-EZ-F4 | CONVERTER MOD DC/DC 40V 25W |
| UPA0J681MPD1TD | CAP ALUM 680UF 6.3V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-FIR | 功能描述:开发软件 FIR Compiler MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPRI2CCMFP001 | 制造商:System Level Solutions (SLS) 功能描述:IP CORE, FPGA, I2C CNTLR, FOR CYCLONE, STRATIX, Software Application:IP CORE, In |
| IPR-ILKN/100G | 功能描述:开发软件 Interlaken - 100G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-ILKN/50G | 功能描述:开发软件 Interlaken - 50G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。