- 您现在的位置：买卖IC网 > PDF目录16073 > IPR-FFT (Altera)IP FFT/IFFT RENEW PDF资料下载
参数资料
| 型号： | IPR-FFT |
| 厂商： | Altera |
| 文件页数： | 59/70页 |
| 文件大小： | 0K |
| 描述： | IP FFT/IFFT RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 快速傅里叶变换处理器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
Chapter 3: Functional Description
Signals
Table 3–4. Avalon-ST Signals (Part 2 of 2)
3–17
Signal Name
Direction
Avalon-ST Type
Size
Description
Asserted by the FFT engine when it can accept
sink_ready
Output
ready
1
data. It is not mandatory to provide data to the FFT
during ready cycles.
sink_real
sink_sop
Input
Input
data
startofpacket
data precision
width
1
Real input data, which represents a signed number
of data precision bits.
Indicates the start of the incoming FFT frame.
Asserted when data on the data bus is valid. When
sink_valid
Input
valid
1
sink_valid and sink_ready are asserted, a data
source_eop
Output
endofpacket
1
Marks the end of the outgoing FFT frame. Only
valid when source_valid is asserted.
Indicates an error has occurred either in an
source_error
Output
error
2
upstream module or within the FFT module
(logical OR of sink_error with errors generated
in the FFT). Refer to Table 3–6 for error codes.
Streaming, burst, and buffered burst architectures
source_exp
Output
data
6
only. Signed block exponent: Accounts for scaling
of internal signal values during FFT computation.
Imaginary output data. For burst, buffered burst,
streaming, and variable streaming floating point
( data precision
FFTs, the output data width is equal to the input
source_imag
Output
data
width + growth )
data width. For variable streaming fixed point FFTs,
the size of the output data is dependent on the
number of stages defined for the FFT and is 2 bits
per radix 2 2 stage.
source_ready
Input
ready
1
Asserted by the downstream module if it is able to
accept data.
Real output data. For burst, buffered burst,
streaming, and variable streaming floating point
( data precision
FFTs, the output data width is equal to the input
source_real
Output
data
width + growth )
data width. For variable streaming fixed point FFTs,
the size of the output data is dependent on the
number of stages defined for the FFT and is 2 bits
per radix 2 2 stage.
source_sop
source_valid
Output
Output
startofpacket
valid
1
1
Marks the start of the outgoing FFT frame. Only
valid when source_valid is asserted.
Asserted by the FFT when there is valid data to
output.
(1) Variable streaming fixed point FFT only. Growth is log 2 (N) + 1.
November 2013
Altera Corporation
FFT MegaCore Function
User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| 10PX2200MEFC10X16 | CAP ALUM 2200UF 10V 20% RADIAL |
| VE-J7L-EZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| 100ZLH68MEFC8X20 | CAP ALUM 68UF 100V 20% RADIAL |
| VE-J7K-EZ-F4 | CONVERTER MOD DC/DC 40V 25W |
| UPA0J681MPD1TD | CAP ALUM 680UF 6.3V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-FIR | 功能描述:开发软件 FIR Compiler MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPRI2CCMFP001 | 制造商:System Level Solutions (SLS) 功能描述:IP CORE, FPGA, I2C CNTLR, FOR CYCLONE, STRATIX, Software Application:IP CORE, In |
| IPR-ILKN/100G | 功能描述:开发软件 Interlaken - 100G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-ILKN/50G | 功能描述:开发软件 Interlaken - 50G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。