- 您现在的位置：买卖IC网 > PDF目录16073 > IPR-FFT (Altera)IP FFT/IFFT RENEW PDF资料下载
参数资料
| 型号： | IPR-FFT |
| 厂商： | Altera |
| 文件页数： | 62/70页 |
| 文件大小： | 0K |
| 描述： | IP FFT/IFFT RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | 快速傅里叶变换处理器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页当前第62页第63页第64页第65页第66页第67页第68页第69页第70页
A–2
Appendix A: Block Floating Point Scaling
Calculating Possible Exponent Values
Calculating Possible Exponent Values
Depending on the length of the FFT/IFFT, the number of passes through the radix
engine is known and therefore the range of the exponent is known. The possible
values of the exponent are determined by the following equations:
P = ceil{log 4 N }, where N is the transform length
R = 0 if log 2 N is even, otherwise R = 1
Single output range = (–3 P + R , P + R –4)
Quad output range = (–3 P + R +1, P + R –7)
Table A–1. Exponent Scaling Values for FFT / IFFT
Single Output Engine
Quad Output Engine
N
P
Max
Min
Max
Min
64
128
256
512
1,024
2,048
4,096
8,192
16,384
3
4
4
5
5
6
6
7
7
–9
–11
–12
–14
–15
–17
–18
–20
–21
–1
1
0
2
1
3
2
4
3
–8
–10
–11
–13
–14
–16
–17
–19
–20
–4
–2
–3
–1
–2
0
–1
1
0
(1) This table lists the range of exponents, which is the number of scale events that occurred internally. For IFFT, the
output must be divided by N externally. If more arithmetic operations are performed after this step, the division by
N must be performed at the end to prevent loss of precision.
(2) The maximum and minimum values show the number of times the data is shifted. A negative value indicates shifts
to the left, while a positive value indicates shifts to the right.
Implementing Scaling
To implement the scaling algorithm, follow these steps:
1. Determine the length of the resulting full scale dynamic range storage register. To
get the length, add the width of the data to the number of times the data is shifted
(the max value in Table A–1 ). For example, for a 16-bit data, 256-point Quad
Output FFT/IFFT with Max = –11 and Min = –3. The Max value indicates 11 shifts
to the left, so the resulting full scaled data width is 16 + 11, or 27 bits.
2. Map the output data to the appropriate location within the expanded dynamic
range register based upon the exponent value. To continue the above example, the
16-bit output data [15..0] from the FFT/IFFT is mapped to [26..11] for an exponent
of –11, to [25..10] for an exponent of –10, to [24..9] for an exponent of –9, and so on.
3. Sign extend the data within the full scale register.
November 2013 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| 10PX2200MEFC10X16 | CAP ALUM 2200UF 10V 20% RADIAL |
| VE-J7L-EZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| 100ZLH68MEFC8X20 | CAP ALUM 68UF 100V 20% RADIAL |
| VE-J7K-EZ-F4 | CONVERTER MOD DC/DC 40V 25W |
| UPA0J681MPD1TD | CAP ALUM 680UF 6.3V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-FIR | 功能描述:开发软件 FIR Compiler MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-FIRII | 功能描述:开发软件 FIR Compiler II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPRI2CCMFP001 | 制造商:System Level Solutions (SLS) 功能描述:IP CORE, FPGA, I2C CNTLR, FOR CYCLONE, STRATIX, Software Application:IP CORE, In |
| IPR-ILKN/100G | 功能描述:开发软件 Interlaken - 100G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-ILKN/50G | 功能描述:开发软件 Interlaken - 50G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。