参数资料
型号: IPR-FFT
厂商: Altera
文件页数: 56/70页
文件大小: 0K
描述: IP FFT/IFFT RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: 快速傅里叶变换处理器
许可证: 续用许可证
3–14
Chapter 3: Functional Description
Parameters
Parameters
Table 3–3 lists the FFT MegaCore function’s parameters.
Table 3–3. Parameters (Part 1 of 3)
Parameter
Target Device Family
Value
< device family >
Description
Displays the target device family. The device family is normally
preselected by the project specified in the Quartus II software.
The generated HDL for your MegaCore function variation may
be incorrect if this value does not match the value specified in
the Quartus II project.
The device family must be the same as your Quartus II project
device family.
64, 128, 256, 512,
1024, 2048, 4096,
Transform Length
Data Precision
Twiddle Precision
FFT Engine Architecture
8192, 16384, 32768, or
65536. Variable
streaming also allows 8,
16, 32, 131072, and
262144.
8, 10, 12, 14, 16, 18,
20, 24, 28, 32
8, 10, 12, 14, 16, 18,
20, 24, 28, 32
Quad Output,
Single Output
The transform length. For variable streaming, this value is the
maximum FFT length.
The data precision. The values 28 and 32 are available for
variable streaming only.
The twiddle precision. The values 28 and 32 are available for
variable streaming only. Twiddle factor precision must be less
than or equal to data precision.
For both the Buffered Burst and Burst I/O data flow
architectures, you can choose between one, two, and four
quad-output FFT engines working in parallel. Alternatively, if
you have selected a single-output FFT engine architecture, you
may choose to implement one or two engines in parallel.
Multiple parallel engines reduce the FFT MegaCore function’s
transform time at the expense of device resources—which
Number of Parallel FFT Engines 1, 2, 4
allows you to select the desired area and throughput trade-off
point.
For more information about device resource and transform
time trade-offs, refer to “ “Parameters” on page 3–14 . Not
available for variable streaming or streaming architecture.
Streaming
I/O Data Flow
I/O Order
Data Representation
FFT MegaCore Function
User Guide
Variable Streaming
Buffered Burst
Burst
Bit Reverse Order, Digit
Reverse Order, Natural
Order, – N /2 to N /2
Fixed Point or Floating
Point
Choose the FFT architecture.
The input and output order for data entering and leaving the
FFT (variable streaming architecture only). The Digit Reverse
Order option replaces the Bit Reverse Order in variable
streaming floating point variations.
The internal data representation type (variable streaming
architecture only), either fixed point with natural bit-growth or
single precision floating point.
November 2013 Altera Corporation
相关PDF资料
PDF描述
10PX2200MEFC10X16 CAP ALUM 2200UF 10V 20% RADIAL
VE-J7L-EZ-F2 CONVERTER MOD DC/DC 28V 25W
100ZLH68MEFC8X20 CAP ALUM 68UF 100V 20% RADIAL
VE-J7K-EZ-F4 CONVERTER MOD DC/DC 40V 25W
UPA0J681MPD1TD CAP ALUM 680UF 6.3V 20% RADIAL
相关代理商/技术参数
参数描述
IPR-FIR 功能描述:开发软件 FIR Compiler MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-FIRII 功能描述:开发软件 FIR Compiler II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPRI2CCMFP001 制造商:System Level Solutions (SLS) 功能描述:IP CORE, FPGA, I2C CNTLR, FOR CYCLONE, STRATIX, Software Application:IP CORE, In
IPR-ILKN/100G 功能描述:开发软件 Interlaken - 100G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-ILKN/50G 功能描述:开发软件 Interlaken - 50G MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors