参数资料
型号: MC92603VF
厂商: Freescale Semiconductor
文件页数: 107/126页
文件大小: 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
标准包装: 1
类型: 收发器
驱动器/接收器数: 4/4
规程: 千兆位以太网
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-MAPBGA
包装: 托盘
Test Features
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
6-5
The RECV_x_ERR, RECV_x_DV, and RECV_x_COMMA signals, as interpreted and shown in
Table 6-5, have special meaning in this test mode. They report the status of the receiver and PN analysis
logic.
The BIST sequence makes use of the 8B/10B encoder/decoder. Therefore, this test mode overrides the
setting on the TBIE signal and forces byte interface mode. Additionally, the BIST sequence requires that
a normal byte alignment mode be used. The setting of BSYNC is overridden, forcing the device into the
byte aligned mode, which forces BSYNC high internally.
BIST is run at the speed indicated by the frequency of the reference clock and by the speed range selected
by half-speed mode (HSE). Word sync mode is supported during BIST testing, however, only the
4-IDLEs/Non-IDLE alignment mode is supported (WSYNC1 = low and WSYNC0 = high).
The BIST sequence is as follows:
1. Enter test mode by setting the test mode inputs as described in Table 6-4.
2. If COMPAT is low, transmit 4096 IDLEs (K28.5 characters).
If COMPAT is high, an auto-negotiation sequence will occur.
3. Transmit an 8B/10B encoded PN sequence to the receiver as described above.
The transmitter will automatically go through sequences 2 and 3 on entering this test mode. When testing
is complete, the device will need to be reset before normal operation can resume.
If IDLEs are to be inserted (TST_1 = low, TST_0 = high, XCVR_A_LBE = high), then IDLEs (K28.5
code group) are inserted every 2048 code groups during sequence 3.
If COMPAT is high, /I1/I2/ code groups will be inserted instead of the IDLE (K28.5) code group.
6.3
BIST Sequence Test with Internal Digital Loopback Mode
This test mode is identical to the system BIST sequence test with external loopback mode described above,
except loopback is performed internally to GEt.
NOTE
In this mode, the configuration input LBOE controls whether serial data is
sent on transmit link outputs (XLINK_x_P and XLINK_x_N). If LBOE is
low, the link is quiescent; if LBOE is high, data is transmitted on the link).
Table 6-5. BIST Error Codes
RECV_x_ERR
RECV_x_DV
RECV_x_COMMA
Description
Low
Don’t care
Not byte/word sync. The receiver is in start-up or has lost byte
alignment and is searching for alignment.
Low
High
Low
BIST running. No PN mismatch this code group.
Low
High
BIST running. This code group is a COMMA code group.
High
Low
Don’t care
Receiver byte/word synchronized. PN analyzer is not locked.
High
Don’t care
BIST running. PN mismatch error for this code group.
相关PDF资料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相关代理商/技术参数
参数描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
MC92610 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES