- 您现在的位置：买卖IC网 > PDF目录2012 > MC92603VF (Freescale Semiconductor)IC TXRX ETH QUAD GIG 256-MAPBGA PDF资料下载
参数资料
| 型号： | MC92603VF |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 68/126页 |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH QUAD GIG 256-MAPBGA |
| 标准包装： | 1 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 4/4 |
| 规程： | 千兆位以太网 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-MAPBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
Receiver
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
3-12
Freescale Semiconductor
When RCCE is high, the configuration signal, RECV_REF_A, is used to select the clock to be used. If
RECV_REF_A is high, channel A’s recovered clock is used for all four channels. If it is low, then each
channel uses its own recovered clock. If RECV_REF_A is high, it is assumed that all four channels are
operating at an identical frequency.
In order to track a transmitter frequency that is offset from the receiver’s reference clock frequency, the
duty cycle and period of the RECV_x_RCLK is modulated. For example, if the transmitter is sending data
at a rate faster than the receiver, then a shortened cycle is generated as needed to track the incoming data
rate. Alternately, if the transmitter is running slower than the receiver, then a long cycle is generated. The
recovered clock duty cycle may be reduced or increased by 200 ps (if nominal frequency is 125 MHz) in
order to match the transmitter frequency. For example, if the reference clock frequency is 125 MHz, this
means that the minimum recovered clock cycle time is 7.8 ns and the maximum recovered clock cycle is
8.2 ns.
NOTE
Devices that interface to a MC92603 and are run in a recovered clock mode,
must be able to tolerate this modulated clock.
When operating in the recovered clock timing mode, the addition or deletion of IDLEs is inappropriate. If
RCCE is asserted (recovered clock timing mode), the add/delete IDLE enable, ADIE, signal must be low.
3.6.2
Reference Clock Timing Mode (RCCE = Low)
Data is timed relative to the local reference clock when RCCE is low. Synchronization between the
recovered clock and the reference clock is handled by the receiver interface. Frequency offset between the
transmitter’s reference clock and the receiver’s reference clock causes overrun/underrun situations.
Overrun occurs when the link partner’s transmitter is running faster than the receiver. Underrun occurs
when the transmitter is running slower than the receiver. To avoid overrun/underrun conditions, rate
adaption performed whereby, data is dropped or repeated to allow the data to be presented at the interface
at the local reference clock frequency. Table 3-7 summarizes the rate adaption technique as a function of
the receiver configuration when the receiver reference clock is slower than the transmitter reference clock.
Table 3-8 summarizes the rate adaption technique as a function of the receiver configuration when the
receiver reference clock is faster than the transmitter reference clock.
The ability to drop/repeat data is controlled by the ADIE configuration input. For instance, if ADIE is high
and COMPAT is low, pairs of IDLE bytes (K28.5) will be dropped/repeated. If an overrun situation is
imminent (transmitter is faster than the receiver), then the receiver interface searches for a pair of IDLE
bytes to drop. Two consecutive IDLE bytes are dropped to assure that running disparity is not affected. If
sufficient IDLE patterns are not available to drop, the receiver overrun may occur. When an overrun
occurs, the ‘overrun’ error is reported as described in Table 3-12, Table 3-15, or Table 3-16 for a 1-byte
clock period and 2 code groups of data are dropped. A sufficient number of IDLEs must be transmitted to
guard against an overrun.
The frequency of IDLEs can be computed, based on the maximum frequency offset between the
transmitter and receiver in the system. The number of bytes (code groups) that can be transmitted between
a pair of IDLEs is:
(2*106/N) – 1 bytes, where N is the frequency offset in ppm.
相关PDF资料 |
PDF描述 |
|---|---|
| MC92604VM | IC ETH TXRX DUAL GIG 196-MAPBGA |
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
发布紧急采购，3分钟左右您将得到回复。