参数资料
型号: MC92603VF
厂商: Freescale Semiconductor
文件页数: 45/126页
文件大小: 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
标准包装: 1
类型: 收发器
驱动器/接收器数: 4/4
规程: 千兆位以太网
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-MAPBGA
包装: 托盘
Transmitter
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
2-3
Table 2-1. MC92603 Transmitter Interface Signals
Signal Name
Description
Function
Direction
Active
State
XMIT_x_CLK
Channel transmit clock
Clock input for each channel
Input
XMIT_x_[7:0]
Transmit data byte
8 bits of transmit data
Input
XMIT_x_K
Transmit control/data bit
If TBIE is high, this input is used by the receiver to
enable COMMA realignment.
If TBIE and COMPAT are low, this is the ‘K’ (special
character) input.
Input
XMIT_x_ERR
Transmit control/data bit
If TBIE is high, this is data bit 9.
If TBIE and COMPAT are negated low, this is the
‘force code error’ input.
If TBIE is low and COMPAT is high, this input is
used as defined for GMII functionality (as defined in
IEEE Std. 802.3-2002 specification[4]).
Input
XMIT_x_ENABLE
Transmit enable data
If TBIE is high, this is data bit 8.
If TBIE is low, this input defines transmit data is
available on input.
Input
High
XCVR_x_LBE
Loopback enable
Activate digital loopback path, such that data
transmitted is looped back to corresponding
receiver.
Input
High
XCVR_x_DISABLE
Transceiver disable
When active this transmitter is disabled.
Input
High
XMIT_REF_A
Transmit interface clock
select
Indicates that the transmit interface signals are
timed to XMIT_A_CLK instead of individual channel
transmit clock.
Input
High
LBOE
Loopback output enable
If LBOE is high, link outputs remain active during
digital loopback.
If LBOE is low, link outputs are disabled during
loopback.
Input
High
REPE
Repeater mode enable
When this input is high, data received on the
corresponding receiver is ‘repeated’ by the
transmitter.
Input
High
TBIE
Ten-bit interface enable
Indicates that coded data is on the inputs,
bypassing the internal 8B/10B coding.
Input
High
COMPAT
Enable IEEE Std.
802.3-2002 compliance
When enabled, transmitter conforms to IEEE Std.
802.3-2002 [4] GMII or TBI operating modes.
Input
High
DDR
Enable double data rate
When enabled the transmitter accepts 4/5 bits of
data on positive edge of XMIT_x_CLK and the
second 4/5 bits of data on the negative edge.
Input
High
ENABLE_AN
Enable auto-negotiate
Allows the transceiver to perform an auto-negotiate
sequence if in GMII mode (COMPAT high, TBIE
low)
Input
High
ENAB_RED
Enable redundant link
Enable redundant link operation. Channels A and B
available to use with redundant links.
Input
High
BROADCAST
Transmit on both redundant
links
Broadcast transmitted data on both of the
redundant links for each channel.
Input
High
XCVR_x_RSEL
Select redundant link
Transmit data on the secondary (redundant) link
Input
High
相关PDF资料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相关代理商/技术参数
参数描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
MC92610 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES