- 您现在的位置：买卖IC网 > PDF目录2012 > MC92603VF (Freescale Semiconductor)IC TXRX ETH QUAD GIG 256-MAPBGA PDF资料下载
参数资料
| 型号： | MC92603VF |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 76/126页 |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH QUAD GIG 256-MAPBGA |
| 标准包装： | 1 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 4/4 |
| 规程： | 千兆位以太网 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-MAPBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
Receiver
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
3-19
3.7.2.4
Data Context
The data context is when the transceivers are transmitting data frames encapsulated into code group
packets. The code groups in the packet cannot be disturbed, therefore, rate adaption is accomplished in the
IPG as described above.
On detection of an imminent overflow, the MC92603 searches for and deletes an /I2/ ordered set, removing
a total of two or four code groups from the IPG.
On detection of an imminent underflow, the MC92603 searches for a /I2/ ordered set and inserts an /I2/
adjacent to it into the IPG, adding a total of two code groups.
A special case that must be considered in the data context is Jumbo frames. Jumbo frames are not
supported in the standard but are rather a defacto-standard. Jumbo frames violate the untagged maximum
frame size of 1518 code groups and increases the size to 14K code groups. Given a maximum total
frequency offset of 200 ppm, a Jumbo frame could lead to a surplus or deficit of 3.0 code groups for which
rate adaption must account.
The depth of the receivers elastic buffers may be increased by asserting JPACK in order to ensure against
starvation in the presence of Jumbo frames. This increase will lead to longer receiver latency.
3.7.3
Error Handling
The receiver interface error reporting mechanisms as described in Section 3.7.1.2, “TBI Operation,” and
Table 3-11 are used in the compatibility mode with one further definition; overrun/underrun errors are
processed specially.
Overrun may occur when an appropriate code group to remove cannot be identified. In this situation, one
code group is replaced in the data stream (to report the error), and a second data code group is removed
from the packet stream. The received packet stream continues normally thereafter. The MAC sublayer
should detect the repeated code group as a CRC error.
Underrun may occur when an appropriate code group to insert cannot be identified. In this situation, one
data code group is repeated in the packet stream. The received packet stream continues normally thereafter.
The repeated code group is reported as an underrun error as described in Section 3.7.1.2, “TBI Operation,”
and Table 3-11. The MAC sublayer should detect the repeated code group as a CRC error.
3.7.3.1
Jumbo Frame Considerations
It is recommended if Jumbo frames are to be supported, that the ‘recovered clock mode’ (RCCE is high)
be used to reduce power and latency. It should be noted that it is possible for the MC92603 transmit
controller to shorten the IPG by two to achieve even/odd alignment and for the receiver to remove four
code groups in the IPG to perform rate adaption if in ‘reference clock mode.’ This means that if the IPG
is only 12 code groups originally, then the receiver could present an IPG as small as 6 code groups (with
maximum frequency offset).
相关PDF资料 |
PDF描述 |
|---|---|
| MC92604VM | IC ETH TXRX DUAL GIG 196-MAPBGA |
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
发布紧急采购，3分钟左右您将得到回复。