参数资料
型号: MC92603VF
厂商: Freescale Semiconductor
文件页数: 90/126页
文件大小: 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
标准包装: 1
类型: 收发器
驱动器/接收器数: 4/4
规程: 千兆位以太网
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-MAPBGA
包装: 托盘
Management Interface (MDIO)
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
4-10
Freescale Semiconductor
10
rcce_reg
Initialized to the value on the RCCE input. If set, indicates that the received data clock frequency
should be at the ‘recovered’ clock rate. If reset, then receive data frequency is derived from the
9
repe_reg
Initialized to the value on the REPE input. If set, indicates that received data is to be wrapped
around to transmitter to configure as a ‘repeater.’ This is for test purposes only. For details, see
(MDIO).(R/W)
8
wsync1_regl
Initialized to the value on the WSYNC1 input. If set, indicates that received data for all four
channels is to be aligned into one 32-bit word output. See Section 3.5.3, “Word
Synchronization,for an explanation. (R/W)
7
wsync0_reg
Initialized to the value on the WSYNC0 input. If set, specifies that a ‘disparity style word sync
event’ is to be used. See Section 3.5.3, “Word Synchronization,for details. (R/W)
6
jpack_reg
Initialized to the value on the jpack input. If set, allows ‘jumbo’ packets of data to be received
(lengthens the receive FIFO). See Section 3.7.2.4, “Data Context,for details. (R/W)
5
adie_reg
Initialized to the value on the ADIE input. If receivers are set to ‘reference clock mode’
(rcce_reg = 0), setting, adie_reg allows code groups to be inserted/deleted to prevent
details. (R/W)
4
tst_1
Initialized to the value on the TST_1 input. Used together with tst_0_reg to configure various
test modes for the MC92603. (R/W)
3
tst_0
Initialized to the value on the TST_0 input. Used together with tst_1_reg to configure various
test modes for the MC92603. (R/W)
2
lboe
Initialized to the value on the LBOE input. If set, indicates that if this channel’s transmit data is
to be digitally looped back (XCVR_x_LBE = 1), that the corresponding transmit link (XLINK_x_P
and XLINK_x_N) will be active. If LBOE is low, the link will be quiescent during loopback. (R/W)
1
use_short_
an_timer
Initialized to zero. May be set through the MDIO interface only. If set it causes the auto
negotiation timer to rollover after 2 microseconds instead of the usual 10 milliseconds. Note that
this is for use during test only. (R/W)
0
ddr
Initialized to the value on the DDR input. If set, causes the MC92603 to use a DDR interface.
1 R/W = read and write.
Table 4-6. Permanent Configuration Control Register
Field Descriptions (continued)
Bits
Name
Description1
相关PDF资料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相关代理商/技术参数
参数描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
MC92610 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES