收藏本站
参数资料
型号： MC92603VF
厂商： Freescale Semiconductor
文件页数： 98/126页
文件大小： 0K
描述： IC TXRX ETH QUAD GIG 256-MAPBGA
标准包装： 1
类型： 收发器
驱动器/接收器数： 4/4
规程： 千兆位以太网
电源电压： 4.5 V ~ 5.5 V
安装类型： 表面贴装
封装/外壳： 256-LBGA
供应商设备封装： 256-MAPBGA
包装： 托盘
System Design Considerations
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
5-5
5.6
Configuration and Control Signals
The MC92603 has many configuration and control signals that are asynchronous to all input clocks. Most
of the signals affect the internal configuration state and must be set at power up. If the signal’s state is
changed after power up, some signals require that the device be reset by asserting RESET low and then
releasing high. Other configuration signals are meant to be changed during normal operation and do not
require a device reset. However, these signals may still affect device operation. Table 5-3 lists all of the
MC92603 asynchronous configuration and control signals and describes the effect of changing their state
after power up.
If MDIO is enabled, then the states may be modified via the MDIO interface. When MDIO_EN is asserted,
the configuration states are loaded on reset as before, and may then be modified through the interface. The
configuration states are read via registers 1, 16, and 17. If any of the hardwired configurations change
when MDIO_EN is asserted, the device must be reset for the action to be initiated. For example, if
MDIO_EN is high, changing the configuration input, XCVR_x_LBE, will be ignored until reset is
asserted.
Table 5-3. Asynchronous Configuration and Control Signals
Signal Name
Description
Effect of Changed State
XCVR_x_DISABLE
Transceiver disable
Receiver must acquire new bit phase alignment;
byte and word synchronization must be
re-established.
XCVR_x_LBE
Transceiver loopback enable
Receiver must acquire new bit phase alignment;
byte and word synchronization must be
re-established.
DROP_SYNC
Drop synchronization
Receiver must re-establish byte and word
synchronization.
XMIT_REF_A
Transmitter reference clock A select
Device must be reset
RECV_REF_A
Receiver reference clock A select
Device must be reset
TBIE
Ten-bit interface enable
Device must be reset
HSE
Half-speed enable
Device must be reset
BSYNC
Byte synchronization mode
Device must be reset
ADIE
Add/drop idle enable
Device must be reset
JPAK
Expand receiver FIFO to tolerate Jumbo
packets
Device must be reset
COMPAT
Ethernet compatibility mode
Device must be reset
ENABLE_AN
Enable auto-negotiate
Device must be reset
RCCE
Recovered clock enable
Device must be reset
REPE
Repeater mode enable
Must be low and remain low during normal
operation. Device must be reset if changed.
WSYNC1
Word synchronization enable
Device must be reset
WSYNC0
Word synchronization enable
Device must be reset
相关PDF资料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相关代理商/技术参数
参数描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件
MC92610 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*