参数资料
型号: MC92603VF
厂商: Freescale Semiconductor
文件页数: 91/126页
文件大小: 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
标准包装: 1
类型: 收发器
驱动器/接收器数: 4/4
规程: 千兆位以太网
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-MAPBGA
包装: 托盘
Management Interface (MDIO)
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
4-11
4.2.10
MDIO RA 17 (Vendor Specific)—Channel Configuration and Status
Register
MDIO RA 17 contains the MC92603 channel configuration and status register. These bits are initially
loaded on power up from the corresponding states of the external MC92603 configuration input pins. They
may be modified through the MDIO interface. It is not necessary to reset the device logic if these bits are
modified. Figure 4-9 shows the content of register 17.
Table 4-7 lists the corresponding field descriptions for the channel configuration and status register.
15
14
13
12
11
10
9
8
R
m_xcvr_
disable
i_xcvr_
disable
overrun
underrun
an_mode
recv_clk_cent
broadcast_
mode
xcvr_x_rsel
W
Reset
0
XCVR_x_
DISABLE
0
RECV_CLK_
CENT
BROADCAST
XCVR_x_
RSEL
7
6
5
4
3
2
1
0
R
Receiver Error Counter
W
Reset
0
Figure 4-9. Channel Configuration and Status Register (MDIO RA 17)
Table 4-7. Channel Configuration and Status Register Field Descriptions
Bits
Name
Description1
15
m_xcvr_disable
Initialized to zero. May be written through the MDIO interface. A software disable, when set
indicates that channel is to be disabled to reduce power. The channel is disabled if either bit 15
or 14 are set. (R/W)
14
i_xcvr_x_disable
Contains the value of the XCVR_x_DISABLE input. (R)
13
overrun
Bit 13 is initialized to zero and then is set to one only if this channel ‘overruns’ due to clock
mismatch between the transmitter and receiver. Once set this bit is ‘sticky.’ That is, it remains
set until register 17 is read through the MDIO interface. This bit may not be written through the
MDIO interface. (R, LH, SC)
12
underrun
Bit 12 is initialized to zero and then is set to one only if this channel ‘underrun’ due to clock
mismatch between the transmitter and receiver. Once set this bit is ‘sticky.’ That is, it remains
set until register 17 is read through the MDIO interface. This bit may not be written through the
MDIO interface. (R, LH, SC)
11
an_mode
Initialized to zero. This bit is set whenever this channel’s transmitter is in the auto-negotiation
mode. This bit may not be written through the MDIO interface. (R)
10
recv_clk_cent
Initialized to RECV_CLK_CENT input. May be written through the MDIO interface. If set,
indicates that data out of the receiver is centered relative to the RECV_x_RCLK output. (R/W)
9
broadcast
Initialized to BROADCAST input if in redundant mode (ENAB_RED input is high). May be written
through the MDIO interface if in redundant mode. If set indicates that data will be transmitted
over both of the transmit links. Only applicable to Channel A and B. (R/W)
相关PDF资料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相关代理商/技术参数
参数描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
MC92610 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES