参数资料
型号: MC92603VF
厂商: Freescale Semiconductor
文件页数: 96/126页
文件大小: 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
标准包装: 1
类型: 收发器
驱动器/接收器数: 4/4
规程: 千兆位以太网
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-MAPBGA
包装: 托盘
System Design Considerations
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
5-3
5.4
Receiver Interface Clock Centering
All interface output drivers are internally source terminated with 50
. Therefore, no external source
terminations are required.
The receiver interface also has the option of having the output data source-aligned or source-centered with
the respective channel RECV_x_CLK. If source-aligned, then the considerations for pcb design must
include lengthening the clock trace to meet interface setup time requirements. However, the suggested
method would be to use the source-centered option to maximize the setup and hold times, keeping the
clock and data traces the same length. This applies for all modes of operation (backplane or Ethernet
compatibility and normal or reduced interface modes). For more information, see Section 3.6, “Receiver
5.5
Repeater Mode
The MC92603 may be configured into a two-link receive-transmit repeater by setting the repeater mode
enable, REPE, signal high. In repeater mode, data received on link A’s receiver is forwarded to link A’s
transmitter and link B’s receiver to link B’s transmitter. The configuration inputs may be used to control
how the repeater handles the data as it passes through the repeater. Certain configurations are more
effective than others for various applications. The transmitter at the source, the receiver at the destination,
and the repeater must have compatible configurations to ensure proper operation. The following sections
describe how each configuration control affects the repeater operation.
NOTE
The primary purpose of this mode is to facilitate bit error rate testing with
the test data driven into GEt through the receiver serial links and then is sent
back to the BERT tester through the transmitter serial links.
This mode does not attempt to meet the standard for Ethernet repeaters as
defined in Clause 41 of IEEE Std. 802.3-2002 [4].
5.5.1
Ten-Bit Interface Mode
When the device is in 10-bit interface mode (TBIE = high), the internal 8B/10B encoder and decoder are
bypassed and the 10-bit data received is forwarded directly to the transmitter. Running disparity is assumed
correct and is not checked.
When byte interface mode is enabled (TBIE = low), received data is passed through the 8B/10B decoder
where it is converted into its 8-bit data or a control byte. Running disparity and code validity are checked
and reported with the received byte at the receiver interface, as described in Section 3.8.1, “Byte Mode
(Uncoded Data).The decoded byte is re-coded by the transmitter’s 8B/10B encoder for transmission.
相关PDF资料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相关代理商/技术参数
参数描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
MC92610 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES