- 您现在的位置：买卖IC网 > PDF目录2012 > MC92603VF (Freescale Semiconductor)IC TXRX ETH QUAD GIG 256-MAPBGA PDF资料下载
参数资料
| 型号： | MC92603VF |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 66/126页 |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH QUAD GIG 256-MAPBGA |
| 标准包装： | 1 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 4/4 |
| 规程： | 千兆位以太网 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-MAPBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
Receiver
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
3-10
Freescale Semiconductor
3.5.3
Word Synchronization
When the MC92603 is configured in either of the ‘aligned backplane’ modes (BSYNC high and COMPAT
low), the four receivers can be used cooperatively to receive 32-bit (40-bit if TBIE is high) aligned word
transfers. Word alignment is enabled by asserting the word synchronization enable inputs, WSYNC1 or
WSYNC0, high.
3.5.3.1
Word Synchronization Method
The word synchronization aligns code groups in the receiver’s alignment FIFO. Synchronization is
accomplished by lining up word synchronization events detected by each of the receivers, such that all are
coincident at the same output stage of their FIFO.
There are three word synchronization events as defined in Table 3-6.
The 4/1 IDLE sequence is defined as four consecutive IDLE code groups followed by a non-IDLE code
group. The disparity-based IDLE sequence is 16 consecutive IDLE code groups with improper disparity
on the second and third IDLE code group in the sequence. The disparity-based IDLE sequence is described
further in Section 2.4.1, “Transmitting Uncoded Data—8-/4-Bit Modes.” Optionally the special control
character K28.3 (/A/) may be used as a word synchronization event.
Word synchronization events must be generated at all concerned transmitters simultaneously in order for
synchronization to be achieved. Word synchronization events must be received at all concerned receivers
within 40 bit-times of each other.
Word synchronization events are used to establish a relationship between the received bytes in each of the
receivers. The bytes of a word are matched and presented simultaneously at the receiver interface. Once
synchronization is achieved the receiver tolerates +6 bit-times of drift between receivers. If drift exceeds
+6 bit-times the receiver will continue to operate. However, the received bytes will no longer be
synchronized properly because the receiver remains locked on the initially established synchronization.
Word synchronization remains locked until one of three events occur that indicate loss of synchronization.
Word synchronization lock is lost when one or more of the receivers lose or change byte alignment.
Byte alignment loss is described in Section 3.5.2, “Byte-Aligned Mode (BSYNC = High).”
Lock is also lost when overrun/underrun is detected on one or more of the receivers, see Section
Finally, both byte and word synchronization are lost when explicitly invalidated by asserting
XCVR_x_DISABLE high. Word synchronization lock is lost when explicitly invalidated by
asserting DROP_SYNC and XCVR_x_DISABLE high for at least two clocks (see Section 3.5.2,
Table 3-6. Word Synchronization Events
Word Synchronization Event
WSYNC1
WSYNC0
No word synchronization required
Low
4 IDLE/1 non-IDLE
Low
High
Disparity-based IDLE sequence
High
Low
Align to special control character K28.3 (/A/)
High
相关PDF资料 |
PDF描述 |
|---|---|
| MC92604VM | IC ETH TXRX DUAL GIG 196-MAPBGA |
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
发布紧急采购，3分钟左右您将得到回复。