参数资料
型号: MC92603VF
厂商: Freescale Semiconductor
文件页数: 37/126页
文件大小: 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
标准包装: 1
类型: 收发器
驱动器/接收器数: 4/4
规程: 千兆位以太网
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
封装/外壳: 256-LBGA
供应商设备封装: 256-MAPBGA
包装: 托盘
Introduction
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
1-2
Freescale Semiconductor
1.2
Features
The MC92603 has two applications-oriented operating modes depending on the configuration. It may be
used as a backplane SerDes or an Ethernet PHY.
The main features of the MC92603 are as follows:
Common features:
— Four independent SerDes channels with full-duplex differential data links
— Configurable as a dual channel device to provide redundant transmit and receive serial links
— Selectable speed range: 1.25 or 0.625 Gbaud
— Internal 8B/10B encoder/decoder that may be bypassed
— Source synchronous parallel data input interfaces
— Selectable: source-aligned or source-centered timing on the receiver output interfaces
— DDR (RGMII/RTBI), source synchronous, 4-/5-bit optional interfaces
— Parallel interfaces may be either 2.5- or 3.3-V LVTTL. Device will inter-operate with SSTL_2
with the 2.5-V LVTTL interface.
— Transmit data clock is selectable between per-channel transmit clock or channel ‘A’ transmit
clock
— Received data may be clocked to the reference clock or to the received data frequencies
— Unused transceiver channel may be disabled
— Drives 50- or 75-
media (100- or 150- differential) for lengths of up to 1.5 meters
board/backplane, or 10 meters of coax.
— Tolerates a +250 ppm frequency offset between the transmitter and receiver
— Link inputs have on-chip receiver termination and are ‘hot swap’ compatible
— Low power (less than 1.0 W) under typical conditions while operating in backplane mode with
all transceivers at full speed
— Differential LVPECL reference clock input with single-ended LVCMOS input option
— Two single-ended buffered reference clock outputs to be used as the clock source for associated
MAC interface logic.
— Built-in, at speed, self test for production testing and on-board diagnostics
— IEEE Std. 1149.1 JTAG boundary scan test support
Backplane application features:
— Link-to-link synchronization supports aligned, multi-channel word transfers. Synchronization
mechanism tolerates up to 40 bit-times of link-to-link media delay skew.
— Supports disparity-based word sync events for compatibility with legacy transceivers
— Selectable COMMA code group alignment mode enables aligned or unaligned transfers
Ethernet friendly features:
— GMII, TBI, RGMII, or RTBI data interface options
— COMMA code group alignment in receivers
— Provides the PCS and PMA layers for Ethernet PHYs as specified in IEEE Std. 802.3-2000
— MDIO slave interface and registers as defined in IEEE Std. 802.3-2002 are fully supported
— Supports rate adaption within IPG for jumbo frames up to 14 Kbytes
相关PDF资料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相关代理商/技术参数
参数描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
MC92610 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES