- 您现在的位置：买卖IC网 > PDF目录2012 > MC92603VF (Freescale Semiconductor)IC TXRX ETH QUAD GIG 256-MAPBGA PDF资料下载
参数资料
| 型号： | MC92603VF |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 65/126页 |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH QUAD GIG 256-MAPBGA |
| 标准包装： | 1 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 4/4 |
| 规程： | 千兆位以太网 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-MAPBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页
Receiver
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
3-9
defined by the 8B/10B COMMA codes. Synchronization logic checks for the distinct sequence,
‘00111110xx’ and ‘11000001xx’ (ordered bit 0–7), characteristic of the three valid COMMA code group
patterns. The search is done on the 10-bit data in the receiver, and is, therefore, independent of the state of
TBIE or COMPAT. Alignment requires a minimum of four, error-free, received COMMA code groups to
ensure proper alignment and lock. Non-COMMA code groups may be interspersed with the COMMA
code groups. The disparity of the COMMA code groups is not important to alignment and can be positive,
negative, or any combination. The receiver begins to forward received code groups once locked on an
alignment.
If in the GMII or RGMII mode, alignment is acquired per the PCS state diagram as shown in Figure 36-9
of the IEEE Std. 802.3 2002 specification [4].
Alignment remains locked until any one of three events occur that indicate loss of alignment:
Alignment is lost when a misaligned COMMA sequence is detected. The MC92603 can be
configured to automatically realign to a new COMMA sequence. This mode is always enabled
when in backplane byte mode or GMII mode (TBIE low) or when both XMIT_x_K and TBIE are
high. If automatic realignment is allowed then alignment is lost (and immediately regained) when
a misaligned COMMA sequence is detected. A misaligned COMMA sequence is defined as four
COMMA code groups with a new alignment other than the current alignment. Non-COMMA code
groups can be dispersed between the four misaligned COMMAs; however, a properly-aligned
COMMA code group or a COMMA code group with yet another alignment breaks the sequence.
When alignment is lost due to misaligned COMMAs, the receiver is automatically aligned to the
new COMMA sequence and data continues without interruption. Also, if realignment is allowed
by the state of XMIT_x_K when in TBI mode, the FIFOs are automatically realigned to keep all
word synchronization is enabled, any byte realignment will cause loss of word synchronization
If the 8B/10B encoder is enabled (TBIE = low), alignment is also lost when the number of received
code groups with 8B/10B coding errors outnumbers the non-errored code groups by four. Credit
for non-errored code groups in excess of errored code groups is limited to four, such that alignment
is lost after four consecutive errored code groups. The receiver restarts its alignment procedure and
halts data flow until alignment is achieved.
Finally, the user may force loss of alignment by asserting XCVR_x_DISABLE (high). Each
receiver may thus be forced to restart its alignment procedure. Data flow will halt until alignment
is achieved. Normally, XCVR_x_DISABLE will also disable the transmitter. If this is not desired,
raising DROP_SYNC concurrent with (or prior to) XCVR_x_DISABLE will force the receiver to
re-align and have no effect on the corresponding transmitter.
NOTE
Since XCVR_x_DISABLE and DROP_SYNC are not synchronous to the
internal clock domain DROP_SYNC should be raised prior to
XCVR_x_DISABLE is raised and remain high until after
XCVR_x_DISABLE is negated low.
When establishing byte alignment, or when data flow is halted due to misalignment, the ‘Not Byte Sync’
error is reported as described in Section 3.7.3, “Error Handling.”
相关PDF资料 |
PDF描述 |
|---|---|
| MC92604VM | IC ETH TXRX DUAL GIG 196-MAPBGA |
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC（0.295"，7.50mm 宽） 供应商设备封装:16-SOIC 包装:带卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 类别:集成电路 (IC) >> 接口 - 驱动器，接收器，收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP（0.300"，7.62mm） 供应商设备封装:16-PDIP 包装:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
发布紧急采购，3分钟左右您将得到回复。