![](http://datasheet.mmic.net.cn/120000/R5F21388SDFP_datasheet_3573603/R5F21388SDFP_130.png)
R8C/38T-A Group
9. Clock Generation Circuit
Under development Preliminary document
Specifications in this document are tentative and subject to change.
R01UH0241EJ0010 Rev.0.10
Page 99 of 730
Aug 05, 2011
9.4
On-Chip Oscillator Clocks
These clocks are supplied by the on-chip oscillators. There are high-speed and low-speed on-chip oscillators as on-
chip oscillators. The clock for the on-chip oscillator selected by the FRA01 bit in the FRA0 register will be the on-
chip oscillator clock.
9.4.1
Low-Speed On-Chip Oscillator Clock
The clock generated by the low-speed on-chip oscillator is used as the clock source for the CPU clock,
peripheral function clock, fOCO, fLOCO, and fOCO128.
After a reset, the on-chip oscillator clock with no division generated by the low-speed oscillator will be the CPU
clock.
While bits OCD1 and OCD0 in the OCD register are 11b, when the XIN clock is stopped, the low-speed on-
chip oscillator automatically starts operating and supplies the clock.
The frequency of the on-chip oscillator clock will vary greatly depending on the supply voltage and operating
ambient temperature. Application products must be designed with sufficient margin to allow for these variations
in frequency.
9.4.2
High-Speed On-Chip Oscillator Clock
The clock generated by the high-speed on-chip oscillator is used as the clock source for the CPU clock,
peripheral function clock, fOCO, fHOCO-F, fHOCO, and fOCO128.
The on-chip oscillator clock generated by the high-speed on-chip oscillator is stopped after a reset. When the
FRA00 bit in the FRA0 register is set to 1 (on-chip oscillator on), the clock starts oscillating.
To adjust the frequency of the high-speed on-chip oscillator clock to 36.864 MHz, set bits FRA25 and FRA24
in the FRA2 register to 01b. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0%
when the serial interface is used in UART mode.
To adjust the frequency of the high-speed on-chip oscillator clock to 32 MHz, set bits FRA25 and FRA24 to
10b.