- 您现在的位置：买卖IC网 > PDF目录11210 > ADUC7061BCPZ32-RL (Analog Devices Inc)IC MCU 16/32BIT 32KB 32LFCSP PDF资料下载
参数资料
| 型号： | ADUC7061BCPZ32-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 32/108页 |
| 文件大小： | 0K |
| 描述： | IC MCU 16/32BIT 32KB 32LFCSP |
| 产品变化通告： | ADuC7060/1 Idd Specification Change 01/Feb/2010 |
| 设计资源： | USB Based Temperature Monitor Using ADuC7061 and an External RTD (CN0075) 4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145) |
| 标准包装： | 5,000 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 10MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | POR，PWM，温度传感器，WDT |
| 输入/输出数： | 8 |
| 程序存储器容量： | 32KB（16K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 2.375 V ~ 2.625 V |
| 数据转换器： | A/D 5x24b，8x24b，D/A 1x14b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
Data Sheet
ADuC7060/ADuC7061
Rev. D | Page 3 of 108
REVISION HISTORY
4/12—Rev. C to Rev. D
Changes to Table 1 ............................................................................6
Changes to Table 7 ..........................................................................14
Changes to Table 16 ........................................................................25
Change to Command Sequence for Executing a Mass Erase
Section ..............................................................................................26
Changes to Table 19 ........................................................................29
Changes to Power and Clock Control Registers Section ...........35
Changes to Figure 20 ......................................................................55
Changes to Bit 5 in Table 63...........................................................57
Changes to Timers Section; Added Hr:Min:Sec: 1/128 Format
Section and Table 79, Renumbered Sequenitially.......................67
Changes to Timer1 or Wake-Up Timer Section .........................70
Changes to Timer2 Load Register Section and Timer2 Value
Register Section ...............................................................................71
Added Table 108..............................................................................98
Updated Outline Dimensions......................................................105
5/11—Rev. B to Rev. C
Change to Figure 1 ............................................................................4
Changes to Table 1 ............................................................................6
Add Temporary Protection Section and Keyed Permanent
Protection Section...........................................................................25
Added Permanent Protection Section and Sequence to Write
the Software Protection Key and Set Permanent Protection
Section ..............................................................................................26
Changes to Power Control System Section..................................35
Changes to Bit 9:6, Table 43 ...........................................................45
Changes to Primary Channel ADC Data Register Section and
Table 49.............................................................................................50
Changes to IRQEN Section and IRQCLR Section .....................59
Changes to Timer1 or Wake-Up Timer Section .........................69
Changes to Table 108 ....................................................................101
2/10—Rev. A to Rev. B
Changes to Features Section ............................................................1
Changes to Table 1 ............................................................................4
Changes to Digital I/O Voltage to DGND Parameter................14
Changes to Pin 19, Pin 20, and Pin 45 Descriptions (Table 8)..16
Changes to Pin 13, Pin 14, and Pin 29 Descriptions (Table 9)..18
Changes to Bit 8 in Table 14...........................................................23
Changes to Table 20 ........................................................................28
Changes to Power Control System Section..................................34
Added Table 32 ................................................................................35
Changes to Endnote 2 and Endnote 3 of Table 34......................36
Changes to Table 42 ........................................................................42
Changes to Bit 12 and Bits[3:0] in Table 43.................................44
Changes to Bit 12 in Table 44.........................................................45
Changes to Endnote 2 in Table 45.................................................47
Changes to Bit 5 in Table 63...........................................................55
Changes to Serial Downloading (In-Circuit Programming)
Section ..............................................................................................57
Changes to Priority Registers Section ..........................................61
Changes to GPxPAR Registers Section ......................................101
6/09—Rev. 0 to Rev. A
Added ADuC7061.............................................................. Universal
Added New Package CP-32-4........................................... Universal
Changes to Features Section............................................................1
Changes to General Description Section.......................................1
Changes to Figure 1 ..........................................................................4
Changes to Table 1 ............................................................................7
Deleted Endnote to Table 2............................................................10
Changes to Endnotes, Table 3 and Table 4...................................11
Changes to Endnotes, Table 5........................................................12
Changes to Endnotes, Table 6........................................................13
Changes to Figure 7 and Table 8 ...................................................15
Added Figure 8 and Table 9, Renumbered Sequentially............18
Changes to Flash EE/Control Interface Section..........................23
Change to Code 0x04 Description, Table 15 ...............................24
Change to Bit 31 Description, Table 16........................................25
Changes to Table 17 ........................................................................27
Changes to Table 19 T0CLRI and Table 20..................................28
Changes to Endnote, Table 21 .......................................................29
Change to SPITX Default Value, Table 25 ...................................30
Changes to External Clock Selection Section .............................33
Changes to ADC Circuit Information Section............................36
Change to Column Heading Table 35 ..........................................37
Change to Bit 6 Description, Table 39..........................................40
Change to Bit 12 Description, Table 43........................................44
Changes to Primary Channel ADC Data Register Section
and Auxiliary Channel ADC Data Register Section ..................48
Change to Table 59 and Figure 17.................................................51
Changes to Using the DAC Section..............................................55
Changes to Nonvolatile Flash/EE Memory Section and
Programming Section.....................................................................56
Changes to Vectored Interrupt Controller (VIC) Section.........59
Changes to Priority Registers Section ..........................................60
Change to Table 73..........................................................................61
Changes to Figure 23 ......................................................................65
Changes Table 78.............................................................................66
Changes to Figure 24 and Table 79 ...............................................68
Changes to Timer2 Interface Section and Figure 25 ..................69
Changes to Timer3 Capture Register Section .............................71
Change to Bits[16:12] Description, Table 81...............................72
Changes Pulse-Width Modulator General Overview Section,
Table 82, and Figure 26...................................................................73
Changes to Table 84 Column Headings.......................................75
Changes to Table 92 ........................................................................82
Changes to Bit 1, Table 102............................................................90
Changes to Bit 11 Description, Table 105....................................95
Changes to SPIMDE Bit Description, Table 106.........................97
Updated Outline Dimensions......................................................103
Changes to Ordering Guide.........................................................104
4/09—Revision 0: Initial Version
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B2L-IW-F4 | CONVERTER MOD DC/DC 28V 100W |
| ATMEGA8535L-8JU | MCU AVR 8K ISP FLASH MEM 44-PLCC |
| VI-B2L-IW-F3 | CONVERTER MOD DC/DC 28V 100W |
| ATMEGA8535L-8PU | IC AVR MCU 8K 8MHZ 3V 40DIP |
| VI-B2L-IW-F2 | CONVERTER MOD DC/DC 28V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC70SMARTLINKRL7 | 制造商:Analog Devices 功能描述: |
| ADUC70TEL | 制造商:Analog Devices 功能描述:FLASH ARM +5-CH 12BIT ADC - Trays |
| ADUC70TEL-RL7 | 制造商:Analog Devices 功能描述: |
| ADUC7120BBCZ | 制造商:Analog Devices 功能描述:- Rail/Tube |
| ADUC7120BBCZ-RL | 制造商:Analog Devices 功能描述:- Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。