参数资料
型号: ADUC7061BCPZ32-RL
厂商: Analog Devices Inc
文件页数: 96/108页
文件大小: 0K
描述: IC MCU 16/32BIT 32KB 32LFCSP
产品变化通告: ADuC7060/1 Idd Specification Change 01/Feb/2010
设计资源: USB Based Temperature Monitor Using ADuC7061 and an External RTD (CN0075)
4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145)
标准包装: 5,000
系列: MicroConverter® ADuC7xxx
核心处理器: ARM7
芯体尺寸: 16/32-位
速度: 10MHz
连通性: I²C,SPI,UART/USART
外围设备: POR,PWM,温度传感器,WDT
输入/输出数: 8
程序存储器容量: 32KB(16K x 16)
程序存储器类型: 闪存
RAM 容量: 1K x 32
电压 - 电源 (Vcc/Vdd): 2.375 V ~ 2.625 V
数据转换器: A/D 5x24b,8x24b,D/A 1x14b
振荡器型: 内部
工作温度: -40°C ~ 125°C
封装/外壳: 32-VFQFN 裸露焊盘,CSP
包装: 带卷 (TR)
ADuC7060/ADuC7061
Data Sheet
Rev. D | Page 88 of 108
Table 97. I2CMCON MMR Bit Designations
Bit
Name
Description
15:9
Reserved. These bits are reserved and should not be written to.
8
I2CMCENI
I2C transmission complete interrupt enable bit.
Set this bit to enable an interrupt on detecting a stop condition on the I2C bus.
Clear this interrupt source.
7
I2CNACKENI
I2C no acknowledge (NACK) received interrupt enable bit.
Set this bit to enable interrupts when the I2C master receives a no acknowledge.
Clear this interrupt source.
6
I2CALENI
I2C arbitration lost interrupt enable bit.
Set this bit to enable interrupts when the I2C master did not gain control of the I2C bus.
Clear this interrupt source.
5
I2CMTENI
I2C transmit interrupt enable bit.
Set this bit to enable interrupts when the I2C master has transmitted a byte.
Clear this interrupt source.
4
I2CMRENI
I2C receive interrupt enable bit.
Set this bit to enable interrupts when the I2C master receives data.
Cleared by user to disable interrupts when the I2C master is receiving data.
3
I2CMSEN
I2C master SCL stretch enable bit.
Set this bit to 1 to enable clock stretching. When SCL is low, setting this bit forces the device to hold SCL low until
I2CMSEN is cleared. If SCL is high, setting this bit forces the device to hold SCL low after the next falling edge.
Clear this bit to disable clock stretching.
2
I2CILEN
I2C internal loopback enable.
Set this bit to enable loopback test mode. In this mode, the SCL and SDA signals are connected internally to their
respective input signals.
Cleared by user to disable loopback mode.
1
I2CBD
I2C master backoff disable bit.
Set this bit to allow the device to compete for control of the bus even if another device is currently driving a start
condition.
Clear this bit to back off until the I2C bus becomes free.
0
I2CMEN
I2C master enable bit.
Set by user to enable the I2C master mode.
Cleared to disable the I2C master mode.
相关PDF资料
PDF描述
VI-B2L-IW-F4 CONVERTER MOD DC/DC 28V 100W
ATMEGA8535L-8JU MCU AVR 8K ISP FLASH MEM 44-PLCC
VI-B2L-IW-F3 CONVERTER MOD DC/DC 28V 100W
ATMEGA8535L-8PU IC AVR MCU 8K 8MHZ 3V 40DIP
VI-B2L-IW-F2 CONVERTER MOD DC/DC 28V 100W
相关代理商/技术参数
参数描述
ADUC70SMARTLINKRL7 制造商:Analog Devices 功能描述:
ADUC70TEL 制造商:Analog Devices 功能描述:FLASH ARM +5-CH 12BIT ADC - Trays
ADUC70TEL-RL7 制造商:Analog Devices 功能描述:
ADUC7120BBCZ 制造商:Analog Devices 功能描述:- Rail/Tube
ADUC7120BBCZ-RL 制造商:Analog Devices 功能描述:- Tape and Reel