收藏本站
参数资料
型号： ADUC7061BCPZ32-RL
厂商： Analog Devices Inc
文件页数： 38/108页
文件大小： 0K
描述： IC MCU 16/32BIT 32KB 32LFCSP
产品变化通告： ADuC7060/1 Idd Specification Change 01/Feb/2010
设计资源： USB Based Temperature Monitor Using ADuC7061 and an External RTD (CN0075)
4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145)
标准包装： 5,000
系列： MicroConverter® ADuC7xxx
核心处理器： ARM7
芯体尺寸： 16/32-位
速度： 10MHz
连通性： I²C，SPI，UART/USART
外围设备： POR，PWM，温度传感器，WDT
输入/输出数： 8
程序存储器容量： 32KB（16K x 16）
程序存储器类型： 闪存
RAM 容量： 1K x 32
电压 - 电源 (Vcc/Vdd)： 2.375 V ~ 2.625 V
数据转换器： A/D 5x24b，8x24b，D/A 1x14b
振荡器型： 内部
工作温度： -40°C ~ 125°C
封装/外壳： 32-VFQFN 裸露焊盘，CSP
包装： 带卷 (TR)
Data Sheet
ADuC7060/ADuC7061
Rev. D | Page 35 of 108
By writing to POWCON1, it is possible to further reduce power
consumption in active mode by powering down the UART, PWM
or I2C/SPI blocks. To access POWCON1, POWKEY3 must be set to
0x76 in the instruction immediately before accessing POWCON1
and POWKEY4 must be set to 0xB1 in the instruction immediately
after.
For example, the following code enables the SPI/I2C blocks but,
powers down the PWM and UART blocks.
POWKEY3 =0x76;
POWCON1 =0x4;
//0x100 PWM; 0x20
Uart; 0x4 SPI/I2C
POWKEY4 =0xB1;
Power and Clock Control Registers
POWKEY1 Register
Name:
POWKEY1
Address:
0xFFFF0404
Default value:
0xXXXX
Access:
Write
Function:
When writing to POWCON0, the value of 0x01
must be written to this register in the instruction
immediately before writing to POWCON0.
POWCON0 Register
Name:
POWCON0
Address:
0xFFFF0408
Default value:
0x7B
Access:
Read and write
Function:
This register controls the clock divide bits
controlling the CPU clock (HCLK).
Table 31. POWCON0 MMR Bit Designations
Bit
Name
Description
7
Reserved
This bit must always be set to 0.
6
XPD
XTAL power-down.
Cleared by user to power down the external crystal circuitry.
Set by user to enable the external crystal circuitry.
5
PLLPD
PLL power-down. Timer peripherals power down if driven from the PLL output clock. Timers driven from an active clock
source remain in normal power mode.
This bit is cleared to 0 to power down the PLL. The PLL cannot be powered down if either the core or peripherals are
enabled; Bit 3, Bit 4, and Bit 5 must be cleared simultaneously.
Set by default, and set by hardware on a wake-up event.
4
PPD
Peripherals power-down. The peripherals that are powered down by this bit are as follows:
SRAM, Flash/EE memory and GPIO interfaces, and SPI/I2C and UART serial ports.
Cleared to power down the peripherals. The peripherals cannot be powered down if the core is enabled; Bit 3 and Bit 4
must be cleared simultaneously.
Set by default and/or by hardware on a wake-up event. Wake-up timer (Timer1) can remain active.
3
COREPD
Core power-down. If user code powers down the MCU, include a dummy MCU cycle after the power-down command is
written to POWCON0.
Cleared to power down the ARM core.
Set by default and set by hardware on a wake-up event.
2:0
CD[2:0]
Core clock depends on CD setting:
[000] = 10.24 MHz
[001] = 5.12 MHz
[010] = 2.56 MHz
[011] = 1.28 MHz [default value]
[100] = 640 kHz
[101] = 320 kHz
[110] = 160 kHz
[111] = 80 kHz
相关PDF资料
PDF描述
VI-B2L-IW-F4 CONVERTER MOD DC/DC 28V 100W
ATMEGA8535L-8JU MCU AVR 8K ISP FLASH MEM 44-PLCC
VI-B2L-IW-F3 CONVERTER MOD DC/DC 28V 100W
ATMEGA8535L-8PU IC AVR MCU 8K 8MHZ 3V 40DIP
VI-B2L-IW-F2 CONVERTER MOD DC/DC 28V 100W
相关代理商/技术参数
参数描述
ADUC70SMARTLINKRL7 制造商:Analog Devices 功能描述:
ADUC70TEL 制造商:Analog Devices 功能描述:FLASH ARM +5-CH 12BIT ADC - Trays
ADUC70TEL-RL7 制造商:Analog Devices 功能描述:
ADUC7120BBCZ 制造商:Analog Devices 功能描述:- Rail/Tube
ADUC7120BBCZ-RL 制造商:Analog Devices 功能描述:- Tape and Reel
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*