参数资料
| 型号： | CORE1553BRT-AR |
| 厂商： | Microsemi SoC |
| 文件页数： | 16/74页 |
| 文件大小： | 0K |
| 描述： | IP MODULE CORE1553 REMOTE TERM |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Interface Descriptions
Table 3-3 ? Control and Status Signals (continued)
Port Name
Type
Description
CMDSYNC
MSGSTART
SYNCNOW
BUSRESET
INTOUT
INTVECT[6:0]
Out Pulses HIGH for a single clock cycle when the RT detects the start of a 1553B
command word (or status word) on the bus. Provides an early signal that the RT
may be about to receive or transmit data or mode code.
Out Pulses HIGH for a single cycle when the RT is about to start processing a 1553B
message whose command has been validated for this RT.
Out Pulses HIGH for a single clock cycle when the RT receives a “synchronize” (with or
without data mode) command. The pulse occurs just after the 1553B command
word (sync with no data) or data word (sync with data mode code) has been
received.
Out Pulses HIGH for a single clock cycle whenever the RT receives a “reset mode”
command. The core logic will also automatically reset itself on receipt of this
command.
Out Goes HIGH when data has been received or transmitted or a mode command
processed. The reason for the interrupt is provided on INTVECT. This output will
stay HIGH until INTACK goes HIGH. If INTACK is held HIGH, this output will pulse
HIGH for a single clock cycle.
Out This 7-bit value contains the reason for the interrupt. It indicates which subaddress
data has been received or transmitted.
Bit 6:
Bit 5:
Bits 4:
0: Bad block received
0: RX data
0:Subaddress
1: Good block received
1: TX data
Further information can be found by checking the appropriate transfer status word
for the appropriate subaddress.
INTACK
In
Interrupt acknowledge input. When HIGH, this resets INTOUT back to LOW. If this
input is held HIGH, the INTOUT signal will pulse HIGH for one clock cycle every
time an interrupt is generated.
MEMFAIL
Out Goes HIGH if the core fails to read data from or write data to the backend interface
within the required time. This can be caused by the backend not asserting
MEMGNTn fast enough or asserting MEMWAITn for too long.
CLRERR
In
Used to clear MEMFAIL and other internal error conditions. Must be held HIGH for
more than two clock cycles.
TESTTXTOUT In
FSM_ERROR Out
This input is for test use only. It should be tied LOW.
When HIGH and the TESTTXTOUTEN parameter is set to 1, the RT will transmit
more than 32 data words if a “transmit data” command word is received. This will
cause the RT to shut down the transmitter and set the TIMEOUT bits in the BIT
word.
This output will go HIGH for a single clock cycle if any of the internal state
machines enter an illegal state. This output should not go HIGH in normal
operation. Should it go HIGH, it is recommended that the core be reset.
PURSTN
BITINEN
BITIN[15:0]
In
In
In
Asynchronous power-up reset input (active low) that is used to initialize the last
status word value. This input is valid only when the parameter INITLASTSW = 1.
Transmit bit word enable input (active high). This input is valid when parameter
EXTERNAL_BIST = 1 (to support mode code 19).
Transmit bit word input. This input is valid when the parameter EXTERNAL_BIST =
1.
Note: All control inputs except RSTn are synchronous and sampled on the rising edge of the clock. All
status outputs are synchronous to the rising edge of the clock.
Revision 3
16
相关PDF资料 |
PDF描述 |
|---|---|
| CORE8051-AR | IP MODULE CORE8051 |
| COREFFT-RM | IP MODULE COREFFT |
| COREFIR-RM | IP MODULE COREFIR |
| COREPCIF-RM | IP MODULE COREPCIF |
| COREU1LL-AR | IP MODULE COREU1LL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CORE1553BRT-EBR-AN | 功能描述:IP MOD CORE1553 EBR ENH BIT RATE RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-EBR-AR | 功能描述:IP MOD CORE1553 EBR ENH BIT RATE RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-OM | 功能描述:IP MODULE CORE1553 REMOTE TERM RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-OMFL | 功能描述:IP MODULE CORE1553 BUS/REMOTE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1 |
| CORE1553BRT-RM | 功能描述:IP MODULE CORE1553 REMOTE TERM RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
发布紧急采购，3分钟左右您将得到回复。