参数资料
| 型号： | CORE1553BRT-AR |
| 厂商： | Microsemi SoC |
| 文件页数： | 48/74页 |
| 文件大小： | 0K |
| 描述： | IP MODULE CORE1553 REMOTE TERM |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Testbench Operation and Modification
Table 6-8 ? Verilog Testbench Modules
Source
Module
QTBENCH
QTBENCDEC
QRTSYSTEM
QTBBACKEND
CWLEGALITY
Provided
Yes
No
Yes
Yes
Yes
Description
The testbench top level. This contains the bus control function and
several remote terminals.
Test block that emulates a bus controller. This transmits 1553B command
and data words and then decodes the status and data words generated
by an RT in response.
Hierarchical block with the core plus a transceiver, backend, and
command word legality block to the core
This connects to the core backend interface and provides the following
functions:
1. Implements an asynchronous 2k×16 or 8k×16 memory block
providing the 32 receive and transmit subaddresses.
2. Has a built-in address mapping function.
3. Loops back the receive subaddress locations to the transmit
memory. On a good message received, interrupts the correctly
received words copied from the RX subaddress to the TX
subaddress. If the address mapping function is enabled, the
“synchronize with data” word is copied to the transmit vector word
memory location.
4. Generates the interrupt acknowledge.
5. Implements external command validity checking
The testbench uses a command word legality module that disables subaddresses 26 and 27 for transmit
commands. For receive commands, subaddress 25 is disabled, and subaddress 27 is only enabled for
word counts 1 to 9. "External Command Word Legality Example" on page 54 gives the source code for a
command legality module implementing this behavior.
The Core1553B Model Sim library (in the mti/user_vlog directory) contains compiled models for the
complete environment. Design source code of the top-level blocks is provided (in the source directory) to
enable you to create your own simulation environment using this testbench as a starting point. Examine
the source files for QTBENCH and QRTSYSTEM to obtain a full understanding of the core operation.
QTBENCH has a top-level parameter, CMODE, that can be set to 0 or 1. When 0, the core is configured
with WRTTSW, WRTCMD, and EXTMDATA set to '100'. When 1, these values are set to '011', and the
Revision 3
48
相关PDF资料 |
PDF描述 |
|---|---|
| CORE8051-AR | IP MODULE CORE8051 |
| COREFFT-RM | IP MODULE COREFFT |
| COREFIR-RM | IP MODULE COREFIR |
| COREPCIF-RM | IP MODULE COREPCIF |
| COREU1LL-AR | IP MODULE COREU1LL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CORE1553BRT-EBR-AN | 功能描述:IP MOD CORE1553 EBR ENH BIT RATE RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-EBR-AR | 功能描述:IP MOD CORE1553 EBR ENH BIT RATE RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-OM | 功能描述:IP MODULE CORE1553 REMOTE TERM RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-OMFL | 功能描述:IP MODULE CORE1553 BUS/REMOTE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1 |
| CORE1553BRT-RM | 功能描述:IP MODULE CORE1553 REMOTE TERM RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
发布紧急采购，3分钟左右您将得到回复。