参数资料
| 型号： | CORE1553BRT-AR |
| 厂商： | Microsemi SoC |
| 文件页数： | 18/74页 |
| 文件大小： | 0K |
| 描述： | IP MODULE CORE1553 REMOTE TERM |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Interface Descriptions
Backend Interface
The backend interface supports both synchronous operation (to the core clock) and asynchronous
operation to backend devices ( Table 3-5 ).
Table 3-5 ? Backend Signals
Port Name
Type
Description
MEMREQn
Out Memory Request (active low) output. The backend interface requires memory
access completion within 10 μs of MEMREQ going LOW to avoid data loss or
overrun on the 1553B interface.*
MEMGNTn
In
Memory Grant (active low) input. This input should be synchronous to CLK and
needs to meet the internal register setup time. This input can be held LOW if
the core has continuous access to the RAM.
MEMWRn
MEMRDn
MEMCSn
Out Memory Write (active low)
Synchronous mode: This output indicates that data is to be written on the rising
clock edge.
Asynchronous mode: This output will be LOW for a minimum of one clock
period and can be extended by the MEMWAITn input. The address and data
are valid one clock cycle before MEMWRn is active and held for one clock
cycle after MEMWRn goes inactive.
Out Memory Read (active low)
Synchronous mode: This output indicates that data will be read on the next
rising clock edge. This signal is intended as the read signal for synchronous
RAMs.
Asynchronous mode: This output will be LOW for a minimum of one clock
period and can be extended by the MEMWAITn input. The address is valid one
clock cycle before MEMRDn is active and held for one clock cycle after
MEMRDn goes inactive. The data is sampled as MEMRDn goes HIGH.
Out Memory Chip Select (active low). This output has the same timing as
MEMADDR.
MEMWAITn
In
Memory Wait (active low)
Synchronous mode: This input is not used; it should be tied HIGH.
Asynchronous mode: Indicates that the backend is not ready, and the core
should extend the read or write strobe period. This input should be
synchronous to CLK and needs to meet the internal register setup time. It can
be permanently held HIGH.
MEMOPER[1:0]
Out Indicates the type of memory access being performed.
00: Data transfer for both data and mode code transfers
01: TSW
10: Command word
11: Not used
MEMADDR[10:0] Out Memory Address output (the subaddress mapping is covered in "Standard
MEMDOUT[15:0] Out Memory Data output
MEMDIN[15:0]
In
Memory Data input
Note: *The 10 μs refers to the time from MEMREQn being asserted to the core deasserting its
MEMREQn signal. The core has an internal overhead of five clock cycles, and any inserted wait
cycles will also reduce this time. This time increases to 19.5 μs if the WRTTSW and WRTCMD
inputs are LOW.
Revision 3
18
相关PDF资料 |
PDF描述 |
|---|---|
| CORE8051-AR | IP MODULE CORE8051 |
| COREFFT-RM | IP MODULE COREFFT |
| COREFIR-RM | IP MODULE COREFIR |
| COREPCIF-RM | IP MODULE COREPCIF |
| COREU1LL-AR | IP MODULE COREU1LL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CORE1553BRT-EBR-AN | 功能描述:IP MOD CORE1553 EBR ENH BIT RATE RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-EBR-AR | 功能描述:IP MOD CORE1553 EBR ENH BIT RATE RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-OM | 功能描述:IP MODULE CORE1553 REMOTE TERM RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
| CORE1553BRT-OMFL | 功能描述:IP MODULE CORE1553 BUS/REMOTE 制造商:microsemi corporation 系列:- 零件状态:在售 类型:许可证 应用:- 版本:- 许可长度:- 许可 - 用户明细:- 操作系统:- 配套使用产品/相关产品:Microsemi 器件 媒体分发类型:- 标准包装:1 |
| CORE1553BRT-RM | 功能描述:IP MODULE CORE1553 REMOTE TERM RoHS:否 类别:编程器，开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384 |
发布紧急采购，3分钟左右您将得到回复。