参数资料
| 型号： | IP-RLDRAMII |
| 厂商： | Altera |
| 文件页数： | 20/62页 |
| 文件大小： | 0K |
| 描述： | IP RLDRAM II CONTROLLER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | RLDRAM II 控制器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
Block Description
●
●
●
●
rldramii_dq[8:0] is captured by the delayed
rldramii_qk[0]
rldramii_dq[17:9] is captured by the delayed
rldramii_qk[1]
rldramii_dq[26:18] is captured by the delayed
rldramii_qk[2]
rldramii_dq[35:27] is captured by the delayed
rldramii_qk[3]
■
QVLD is always captured by the delayed version of
rldramii_qk[0] for the associated RLDRAM II device. In
rldramii_qk[0] per RLDRAM II device captures the associated
QVLD signal:
●
●
rldramii_qvld[0] is captured by the delayed
rldramii_qk[0]
rldramii_qvld[1] is captured by the delayed
rldramii_qk[2]
■
After the capture registers all captured read data is clocked off the
undelayed rldramii_qk[] signal that captures the QVLD signal
for a particular RLDRAM II device:
●
●
All RLDRAM II 0 captured data is clocked off the undelayed
rldramii_qk[0]
All RLDRAM II 1 captured data is clocked off the undelayed
rldramii_qk[2]
■
Only one capture_clk[] per attached RLDRAM II device is
output from the datapath:
●
●
RLDRAM II 0 capture data is associated with
capture_clk[0] , which is the delayed rldramii_qk[0]
RLDRAM II 1 capture data is associated with
capture_clk[1] , which is the delayed rldramii_qk[2]
Read Data Capture Clock Association
for the example datapath in Figure 2–6 . Figure 2–8 shows how the
capture_clk[] associates with the captured read data,
control_rdata[] at the datapath interface.
2–10 MegaCore Version 9.1
RLDRAM II Controller MegaCore Function User Guide
Altera Corporation
November 2009
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-NCO | 功能描述:开发软件 NCO Compiler MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-NIOS | 功能描述:开发软件 Nios II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPROBER 520 | 制造商:TTi-Thurlby Thandar Instruments 功能描述:Bulk 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, POSITIONAL, ON PCB TRACK 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, 5MHZ, 2M; Test Probe Ratio:-; Connector Type A:-; Connector Type B:-; Lead Length:2m; Bandwidth:5MHz; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: NA |
| IPR-PCI/MT32 | 功能描述:开发软件 PCI 32b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/MT64 | 功能描述:开发软件 PCI 64b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。