参数资料
| 型号： | IP-RLDRAMII |
| 厂商： | Altera |
| 文件页数： | 57/62页 |
| 文件大小： | 0K |
| 描述： | IP RLDRAM II CONTROLLER |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | RLDRAM II 控制器 |
| 许可证： | 初始许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页
Getting Started
11. Add the testbench files. In the File name field browse to the location
of the RLDRAM II model and the testbench, < project name > _tb , click
OK and click Add .
12. Click OK .
13. Click OK .
14. On the Tools menu point to EDA Simulation Tool and click Run
EDA RTL Simulation .
Edit the PLL
The IP Toolbench-generated example design includes a PLL, which has
an input to output clock ratio of 1:1 and a clock frequency that you
entered in IP Toolbench. In addition, IP Toolbench correctly sets all the
phase offsets of all the relevant clock outputs for your design. You can
edit the PLL input clock to make it conform to your system requirements.
If you re-run IP Toolbench and wish to save your PLL edits, turn off
Update example design system PLL .
1
If you turn off Enable DQS mode , IP Toolbench generates a
second PLL—the fedback PLL. You need not edit the fedback
PLL.
f
To edit the example PLL, follow these steps:
1.
2.
3.
4.
5.
Choose MegaWizard Plug-In Manager (Tools menu).
Select Edit an existing custom megafunction variation and click
Next .
In your Quartus II project directory, for VHDL choose
rldramii_pll_ < device name > .vhd ; for Verilog HDL choose
rldramii_pll_ < device name > .v .
Click Next .
Edit the PLL parameters in the altpll MegaWizard Plug-In.
f
Altera Corporation
November 2009
For more information on the altpll megafunction, refer to the
Quartus II Help or click Documentation in the ALTPLL MegaWizard
Plug-In.
MegaCore Version 9.1 3–13
RLDRAM II Controller MegaCore Function User Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IP-RSDEC | IP REED-SOLOMON DECODER |
| IP-SDI | IP VIDEO INTERFACE - SDI |
| IP-SDRAM/DDR2 | IP DDR2 SDRAM CONTROLLER |
| IP-SLITE2 | IP SERIALLITE II |
| IP-SRAM/QDRII | IP QDRII SRAM CONTROLLER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IPR-NCO | 功能描述:开发软件 NCO Compiler MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-NIOS | 功能描述:开发软件 Nios II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPROBER 520 | 制造商:TTi-Thurlby Thandar Instruments 功能描述:Bulk 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, POSITIONAL, ON PCB TRACK 制造商:Aim & Thurlby Thandar Instruments 功能描述:PROBE, CURRENT, 5MHZ, 2M; Test Probe Ratio:-; Connector Type A:-; Connector Type B:-; Lead Length:2m; Bandwidth:5MHz; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: NA |
| IPR-PCI/MT32 | 功能描述:开发软件 PCI 32b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-PCI/MT64 | 功能描述:开发软件 PCI 64b MasterTarget MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。