- 您现在的位置：买卖IC网 > PDF目录369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封装| 208PIN |塑料 |
| 文件页数： | 23/76页 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
21 E1 SDH Mapper
—
LXT6251A
Datasheet
23
3.4.2.3
Trace Identifier Mismatch
The chip compares the received J2 string with the one stored in memory. If the calculated CRC-7
matches that of the received value, but there are errors in the comparison of the remaining 15 bytes,
the TIM status bit is set in
“
TRIB_STA
—
Tributary Status (x3
–
x2H)
”
on page 63
. There is no
filtering of this alarm, since the CRC-7 match will indicate the J2 word has been received without
error. The TIM status bit is cleared when the J2 string is received without errors.
Whenever the TIM status bit changes the TIM interrupt bit in
“
TRIB_INT
—
Tributary Interrupt
(x1
–
x0H)
”
on page 61
is set.
Consequent Actions:
An RDI Indication will be sent to the transmitter via the SAP interface
Outgoing E1 data toward the PDH network will be forced to AIS with derived 2.048MHz
clock
3.4.3
N2 Processing
N2 processing is not implemented at this time.
3.4.4
K4 Processing
The K4 byte contains a protection function and an Enhanced RDI (ERDI) function. The
LXT6251A supports the ERDI function. No alarms or interrupts will be generated based only on
the K4 ERDI information The V5 RDI bit generates the alarms.
3.4.4.1
Enhanced RDI
Upon detection of a V5 RDI alarm,
“
K4_STA
—
K4 Status (xAH)
”
on page 64
can be accessed to
determine the nature of the RDI alarm, assuming the trail termination source supports the K4 ERDI
processing. The following defects are supported in the ERDI
3.4.5
Summary of Alarms causing E1 AIS
A number of alarms cause the LXT6251A to generate an all 1
’
s AIS signal at the E1 output port.
The following list summarizes those alarm and the conditions.
Table 4. Enhanced RDI Interpretation
K4, bit 5
K4, bit 6
K4, bit 7
Alarm
0
X
X
No Alarm
1
0
0
Non-specific RDI alarm
1
1
1
Non-specific RDI alarm
1
0
1
TU-AIS, TU-LOP
1
1
0
TIM, UNEQ
NOTE:
The bit numbers above reference a byte whose least
significant bit is bit 8.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
发布紧急采购，3分钟左右您将得到回复。