- 您现在的位置：买卖IC网 > PDF目录369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封装| 208PIN |塑料 |
| 文件页数： | 53/76页 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页当前第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
21 E1 SDH Mapper
—
LXT6251A
Datasheet
53
Nine address bits are used to access the LXT6251A register (512 byte address space). Global
registers occupy memory space from 000H to 00FH, and from 160H and above. Registers
pertaining to the individual TU tributaries are accessed from memory locations 010H through
15FH. The upper 5 address bits identify the tributary (1-21) and the lower 4 address bits identify
the register for a particular tributary. All tributary configuration, status and interrupt registers are
identified within this 4 bit address space. The nomenclature used when referring to tributary
addresses is provided in the
Register Notations and Definitions
section.
8.3.1
Counter Access
There are two performance counters associated with each receive tributary. Both counters contain
at least 11 bits of data and therefore are accessed by reading two adjacent 8 bit register addresses.
Counters are accessed by first buffering their contents and then reading the buffer. Each counter
value is buffered by writing to either register of the counter, then reading both counter addresses
after a wait of at least three clock cycles of the byte clock (6.48 MHz or 19.44 MHz).
For example, to read tributary 21
’
s Low Order Path REI counter in STM-0, a write to register 159H
(15 is a hex value = 21 in decimal) is required. After 0.5uS (3 STM-0 clock cycles), the contents of
the buffer can now be read by reading registers 158H & 159H (in either order).
8.3.2
Register Notations and Definitions
The following notations and definitions are used in the register descriptions.
RO
Read Only. Unless otherwise stated in the
register description, writes have no affect
WO
Write Only. Reads return undefined values.
R/W
Read/Write. A register (or bit) with this
attribute can be read and written.
Reserved Bits
Some of the registers contain
reserved
bits.
Software must deal correctly with reserved
fields. For reads, software must use
appropriate masks to extract the defined bits
and not rely on reserved bits being any
particular value. In some cases, software
must program reserved bit positions to a
particular value. This value is defined in the
individual bit descriptions.
相关PDF资料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
发布紧急采购，3分钟左右您将得到回复。