- 您现在的位置：买卖IC网 > PDF目录369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF资料下载
参数资料
| 型号： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封装| 208PIN |塑料 |
| 文件页数： | 58/76页 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
LXT6251A
—
21 E1 SDH Mapper
58
Datasheet
8.4.6
J2_ESDATA
—
J2 Expected String Data (
x
CH)
x
=1
–
15H
This register is used to access the J2 memory for this receive channel. Successive reads or writes to
this register will increment a global counter that increments the address 0 through 15. A write to
global register 004H resets this counter to 0. This is not needed if all 16 bytes are always read or
written to J2 memory.
8.4.7
J2_TSDATA
—
J2 Transmit String Data (
x
FH)
x
=1
–
15H
This register is used to access the J2 memory for this transmit channel. Successive reads or writes
to this register will increment a global counter that increments the address 0 through 15. A write to
global register 004H resets this counter to 0. This is not needed if all 16 bytes are always read or
written to J2 memory.
8.4.8
ERRI_CONF
—
Error Insert Configuration (
x
DH)
x
=1
–
15H
Configures normal operation diagnostic functionality. These registers should be set to their default
configuration unless the unit is in diagnostic mode and is not transmitting valid traffic.
Bit
Name
Description
Type
Default
7:0
J2MemReset
No specific value. A write resets the memory pointer.
WO
00H
Bit
Name
Description
Type
Default
7:0
ExpcJ2StrgData
Bits <7:0> correspond to data <7:0>, respectively.
R/W
00H
Bit
Name
Description
Type
Default
7:0
XmtJ2StrgData
Bits <7:0> correspond to data <7:0>, respectively.
R/W
00H
Bit
Name
Description
Type
Default
7
Reserved
6
XmtJ2Access
1 = Allows the microprocessor to access the transmit J2 RAM via register
x
FH. Sixteen consecutive writes to
x
FH will fill the RAM. The address is
internally incremented after each write. A write to register 004H resets this
global address counter. Also forces the J2 output byte to 00H when globally
configured for standard unequipped, or 01H for supervisory unequipped.
0 = Disable
R/W
1
5
XmtHpaAisFrc
Force TU-AIS generation towards SDH network.
1 = Force
0 = Disable
R/W
0
相关PDF资料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全称:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:LAN Transceiver |
发布紧急采购，3分钟左右您将得到回复。